| 전자부품 데이터시트 검색엔진 |
|
M32C/86 데이터시트(PDF) 189 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
M32C/86 데이터시트(HTML) 189 Page - Renesas Technology Corp |
|
189 / 505 page ![]() Page 166 9 7 4 f o 5 0 0 2 , 8 0 . p e S 0 0 . 1 . v e R 0 0 1 0 - 4 0 2 0 B 9 0 J E R 15. Timer (Timer B) ) T 6 8 / C 2 3 M , 6 8 / C 2 3 M ( p u o r G 6 8 / C 2 3 M 15.2.1 Timer Mode In timer mode, the timer counts an internally generated count source (see Table 15.9). Figure 15.20 shows the TBiMR register (i=0 to 5) in timer mode. Table 15.9 Timer Mode Specifications Item Specification Count Source f1, f8, f2n(1), fC32 Counting Operation • The timer decrements a counter value When the timer counter underflows, content of the reload register is reloaded into the count register and counting resumes Divide Ratio 1/(n+1) n: setting value of the TBi register (i=0 to 5) 000016 to FFFF16 Counter Start Condition The TBiS bits in the TABSR and TBSR registers are set to "1" (starts counting) Counter Stop Condition The TBiS bit is set to "0" (stops counting) Interrupt Request Generation Timing Timer counter underflows TBiIN Pin Function Programmable I/O port Read from Timer The TBi register indicates counter value Write to Timer • When the timer counter stops, the value written to the TBi register is also written to both reload register and counter • While counting, the value written to the TBi register is written to the reload register (It is transferred to the counter at the next reload timing) NOTES: 1. The CNT3 to CNT0 bits in the TCSPR register select no division (n=0) or divide-by-2n (n=1 to 15). Figure 15.20 TB0MR to TB5MR Registers Timer Bi Mode Register (i=0 to 5) (Timer Mode) Symbol Address After reset TB0MR to TB5MR 035B16, 035C16, 035D16, 031B16, 031C16, 031D16 00XX 00002 RW RW RW RW RW RW RW RW RW TMOD0 TMOD1 MR0 Operating Mode Select Bit MR1 MR3 MR2 TCK0 TCK1 Count Source Select Bit TB0MR, TB3MR registers: Set to "0" in timer mode Set to "0" in timer mode Disabled in timer mode. Can be set to "0" or "1". 0 0 : f1 0 1 : f8 1 0 : f2n(1) 1 1 : fC32 0 0 : Timer mode b1b0 Bit Name Function Bit Symbol b7 b6 NOTES: 1. The CNT3 to CNT0 bits in the TCSPR register select no division (n=0) or divide-by-2n (n=1 to 15). TB1MR, TB2MR TB4MR, TB5MR registers: Nothing is assigned. When write, set to "0". When read, its content is indeterminate. b7 b6 b5 b4 b3 b2 b1 b0 00 0 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |