 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
7906 데이터시트(PDF) 64 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
7906 데이터시트(HTML) 64 Page - Renesas Technology Corp |
|
|
64 / 531 page  CLOCK GENERATING CIRCUIT 7906 Group User’s Manual Rev.2.0 4-5 4.2.1 Clocks generated in clock generating circuit (1) fXIN It is the input clock from pin XIN. (2) fPLL It is the output clock from the PLL frequency multiplier. (3) fsys It is the system clock which becomes the clock source of CPU, BIU, and internal peripheral devices. Whether fXIN = fsys or fPLL = fsys can be selected by software. (4) φCPU It is the operating clock of CPU. (5) φBIU It is the operating clock of BIU. (6) Clock φ1 It has the same period as fsys. (7) f1, f2, f16, f64, f512, f4096 Each of them is the internal peripheral device’s operating clock. (8) Wf32, Wf512 These are the operating clocks of the watchdog timer, and their clock source is f2. (9) fX16, fX32, fX64, fX128 Each of them is the divide clock of fXIN and becomes the watchdog timer’s clock source at STP termination. 4.2 Clocks |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
