 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
7906 데이터시트(PDF) 28 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
7906 데이터시트(HTML) 28 Page - Renesas Technology Corp |
|
|
28 / 531 page  7906 Group User’s Manual Rev.2.0 2.1 Central processing unit (CPU) CENTRAL PROCESSING UNIT (CPU) 2-7 Fig. 2.1.5 Structure of processor mode register 1 0 1 6 to 2 7 RW RW RW RW 1 0 0 0 Processor mode register 1 (Address 5F16) Bit name Bit Function At reset R/W b7 b6 b5 b4 b3 b2 b1 b0 0 : Only DPR0 is used. 1 : DPR0 through DPR3 are used. 0 : 3 φ 1 : 2 φ (Note 1) This bit may be either “0” or “1.” Direct page register switch bit Fix these bits to “00000.” Internal ROM bus cycle select bit (Note 2) X : It may be either “0” or “1.” Notes 1: After reset, this bit is allowed to be changed only once. (During the software execution, be sure not to change this bit’s content.) 2: To reprogram the internal flash memory by using the CPU reprogramming mode, clear this bit to “0.” (Refer to section “19.2 Flash memory CPU reprogramming mode.”) X 0 00 0 0 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
