| 전자부품 데이터시트 검색엔진 |
|
4513 데이터시트(PDF) 28 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
4513 데이터시트(HTML) 28 Page - Renesas Technology Corp |
|
28 / 210 page ![]() 4513/4514 Group User’s Manual HARDWARE 1-15 PORT BLOCK DIAGRAMS (continued) PIN DESCRIPTION P50–P53 D T Q OP5A instruction Ai Register A IAP5 instruction D0–D5 SD instruction S R Q Decoder Skip decision (SZD instruction) Register Y RD instruction D6/CNTR0 S R Q Skip decision (SZD instruction) SD instruction Decoder Register Y RD instruction 0 1 W60 Timer 1 underflow signal divided by 2 or signal of AND operation between timer 1 underflow signal divided by 2 and timer 2 underflow signal divided by 2 Clock input for timer 2 event count D7/CNTR1 S R Q 0 1 W62 Direction register FR0i Skip decision (SZD instruction) SD instruction Decoder Register Y RD instruction Clock input for timer 4 event count This symbol represents a parasitic diode on the port. • Applied potential to ports D0–D7 must be 12 V. • i represents 0, 1, 2, or 3. • The 4513 Group does not have port P5. • CLD instruction Timer 3 underflow signal divided by 2 or signal of AND operation between timer 3 underflow signal divided by 2 and timer 4 underflow signal divided by 2 CLD instruction CLD instruction |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |