| 전자부품 데이터시트 검색엔진 |
|
CS47048 데이터시트(PDF) 20 Page - Cirrus Logic |
|
|
|||||||||||||||||||||||||||||
CS47048 데이터시트(HTML) 20 Page - Cirrus Logic |
|
20 / 34 page ![]() CS47048 Data Sheet Audio SOC Processor Family 20 Copyright 2008 Cirrus Logic DS787A7 5.12 Digital Switching Characteristics — Serial Control Port - I2C Master Mode Figure 7. Serial Control Port - I2C Master Mode Timing Parameter Symbol Min Max Units SCP_CLK frequency1 1.fiicck indicates the maximum speed of the hardware. The system designer should be aware that the actual maximum speed of the communication port may be limited by the firmware application. fiicck -400 kHz SCP_CLK rise time tiicr -150 ns SCP_CLK fall time tiicf -150 ns SCP_CLK low time tiicckl 1.25 - µs SCP_CLK high time tiicckh 1.25 - µs SCP_CLK rising to SCP_SDA rising or falling for START or STOP condition tiicckcmd 1.25 µs START condition to SCP_CLK falling tiicstscl 1.25 - µs SCP_CLK falling to STOP condition tiicstp 2.5 - µs Bus free time between STOP and START conditions tiicbft 3- µs Setup time SCP_SDA input valid to SCP_CLK rising tiicsu 100 ns Hold time SCP_SDA input after SCP_CLK falling tiich 20 - ns SCP_CLK low to SCP_SDA out valid tiicdov -18 ns SCP_CLK SCP_SDA 0 1 67 80 1 7 tiicckl tiicckh tiicsu tiich A6 A0 R/W ACK LSB 8 ACK MSB tiicstp 6 tiicdov tiicbft tiicstscl tiicckcmd fiicck tiicckcmd tiicf tiicr 1/ |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |