 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
CS47048 데이터시트(PDF) 23 Page - Cirrus Logic |
|
|
|||||||||||||||||||||||||||||
CS47048 데이터시트(HTML) 23 Page - Cirrus Logic |
|
|
23 / 34 page  CS47048 Data Sheet Audio SOC Processor Family DS787A7 Copyright 2008 Cirrus Logic 23 Figure 10. Digital Audio Output Port Timing, Slave Mode 5.15 Digital Switching Characteristics — S/PDIF RX Port (Inputs: Logic 0 = VIL, Logic 1 = VIH; CL = 20 pF) Parameter Symbol Min Typ Max Units PLL Clock Recovery Sample Rate Range 30 - 200 kHz D AO _ S CL K D A O _LR C L K DAO _ D A T A n tdaosstlr tdaosclk tdaosdv DAO_SCLK DAO_LRCLK tdaoslrts tdaosdv DAOn_DATAn tdaosclk A. DAO_LRCLK transition before DAO_SCLK non-active edge. See Footnote 3 on page 22. B. DAO_LRCLK transition after DAO_SCLK non- active edge. See Footnote 3 on page 22. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
