전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ML5805DM 데이터시트(PDF) 24 Page - RF Micro Devices

부품명 ML5805DM
상세설명  5.8GHz Variable Data Rate FSK Transceiver with Integrated PA
PDF  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  RFMD [RF Micro Devices]
홈페이지  http://www.rfmd.com
Logo RFMD - RF Micro Devices

ML5805DM 데이터시트(HTML) 24 Page - RF Micro Devices

Back Button ML5805DM Datasheet HTML 20Page - RF Micro Devices ML5805DM Datasheet HTML 21Page - RF Micro Devices ML5805DM Datasheet HTML 22Page - RF Micro Devices ML5805DM Datasheet HTML 23Page - RF Micro Devices ML5805DM Datasheet HTML 24Page - RF Micro Devices ML5805DM Datasheet HTML 25Page - RF Micro Devices ML5805DM Datasheet HTML 26Page - RF Micro Devices ML5805DM Datasheet HTML 27Page - RF Micro Devices ML5805DM Datasheet HTML 28Page - RF Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 36 page
background image
ML5805
RF MICRO DEVICES®, RFMD®, OPTIMUM TECHNOLOGY MATCHING®, ENABLING WIRELESS CONNECTIVITY™, POWERSTAR®, POLARIS™ TOTAL RADIO™ ULTIMATEBLUE™ AND FASTWAVE™ ARE TRADEMARKS OF RFMD, LLC. BLUETOOTH IS A TRADEMARK OWNED BY
BLUETOOTH SIG, INC., U.S.A. AND LICENSED FOR USE BY RFMD. ALL OTHER TRADE NAMES, TRADEMARKS AND REGISTERED TRADEMARKS ARE THE PROPERTY OF THEIR RESPECTIVE OWNERS. ©2006, RF MICRO DEVICES, INC.
PRELIMINARY DATA SHEET
APRIL 2008
EDS-106041 REV P01
7628 THORNDIKE ROAD, GREENSBORO, NC 27409-9421 · FOR SALES OR TECHNICAL
REV A1 DS071026 SUPPORT, CONTACT RFMD AT (+1) 336-678-5570 OR SALES-SUPPORT@RFMD.COM
24
REGISTER 1
Bit
Variable
Default
Definition
15:12
CDRDLY
8
Recovered Data Clock Delay (RDCdelay) is the delay between the
rising edge of RX data and the rising edge of the recovered RX data
clock. The CDRDLY variable sets this delay as follows;
RDCdelay = CDRDLY / ( 2 x
f ref ) [default RDCdelay = 325 ns]
11
CDREN
0
1: enable RDCdelay
0: RDCdelay is not used
10:8
TXPADRV
0
Current Setting for PA.
Value
Definition
0
Bias current setting = 63uA
1
Bias current setting = 280uA
2
Bias current setting = 368uA
3
Bias current setting = 605uA
4
Bias current setting = 605uA
5
Bias current setting = 822uA
6
Bias current setting = 930uA
7
Bias current setting = 1177uA
7
RSSIDLY
1
1: RSSI output is masked until the PLL finished tuning
0: RSSI will function during the PLL tuning change time
6
PAFIRST
0
1: the PA turns on before the external switch controls change
0: the external switch controls change before the PA is turned on
5
TXFILTEDGE
0
1: clock TX data on the falling edge of the reference clock
0: clock TX data on the rising edge of the reference clock
4
TXFILTPOL
0
1: invert the TX data before filtering
0: no data inversion applied
3
NOIVCOC
0
1: no incremental VCO calibration, only incremental IF calibration
0: perform both VCO and IF incremental calibrations
2
UW1ERR
0
1: one error is allowed for the DECT unique word detection
0: zero errors are allowed for the DECT unique word detection
1:0
IFREGSEL
0
IF and PA Circuit Regulator Voltages
Value Definition
0
Regulator output = 3.3V
1
Not valid
2
Regulator output = 3.44V
3
Regulator output = 3.67V



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com