전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

EPLD 데이터시트(PDF) 37 Page - Altera Corporation

부품명 EPLD
상세설명  The Altera Classic device family offers a solution to high-speed, lowpower logic integration. Fabricated on advanced CMOS technology
PDF  42 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  ALTERA [Altera Corporation]
홈페이지  http://www.altera.com
Logo ALTERA - Altera Corporation

EPLD 데이터시트(HTML) 37 Page - Altera Corporation

Back Button EPLD Datasheet HTML 33Page - Altera Corporation EPLD Datasheet HTML 34Page - Altera Corporation EPLD Datasheet HTML 35Page - Altera Corporation EPLD Datasheet HTML 36Page - Altera Corporation EPLD Datasheet HTML 37Page - Altera Corporation EPLD Datasheet HTML 38Page - Altera Corporation EPLD Datasheet HTML 39Page - Altera Corporation EPLD Datasheet HTML 40Page - Altera Corporation EPLD Datasheet HTML 41Page - Altera Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 37 / 42 page
background image
Altera Corporation
781
Classic EPLD Family Data Sheet
Operating
Conditions
Tables 23 through 27 provide information on absolute maximum ratings,
recommended operating conditions, operating conditions, and
capacitance for EP1810 devices.
Table 23. EP1810 Device Absolute Maximum Ratings
Notes (1), (2)
Symbol
Parameter
Conditions
Min
Max
Unit
VCC
Supply voltage
With respect to ground
(3)
–2.0 (–0.5)
7.0
V
VI
DC input voltage
With respect to ground
(3)
–2.0 (–0.5)
7.0
V
IMAX
DC VCC or ground current
–300 (–400)
300 (400)
mA
IOUT
DC output current, per pin
–25
25
mA
TSTG
Storage temperature
No bias
–65
150
° C
TAMB
Ambient temperature
Under bias
–65
135
° C
TJ
Junction temperature
Ceramic packages, under bias
150
° C
Plastic packages, under bias
135
° C
Table 24. EP1810 Device Recommended Operating Conditions
Note (2)
Symbol
Parameter
Conditions
Min
Max
Unit
VCC
Supply voltage
(4)
4.75 (4.5)
5.25 (5.5)
V
VI
Input voltage
–0.3
VCC + 0.3
V
VO
Output voltage
0
VCC
V
TA
Operating temperature
For commercial use
0
70
° C
For industrial use
–40
85
° C
tR
Input rise time
(5)
50
ns
tF
Input fall time
(5)
50
ns
Table 25. EP1810 Device DC Operating Conditions
Notes (6), (7)
Symbol
Parameter
Conditions
Min
Max
Unit
VIH
High-level input voltage
2.0
VCC + 0.3
V
VIL
Low-level input voltage
–0.3
0.8
V
VOH
High-level TTL output voltage
IOH = –4 mA DC (8)
2.4
V
High-level CMOS output voltage
IOH = –0.6 mA DC (8)
3.84
V
VOL
Low-level output voltage
IOL = 4 mA DC (8)
0.45
V
II
I/O pin leakage current of dedicated
input pins
VI = VCC or ground
–10
10
µA
IOZ
Tri-state output leakage current
VO = VCC or ground
–10
10
µA



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com