AT80C51RA2-RLSIV datasheet(45/86 Pages) ATMEL

45 / 86 page

4188F–8051–01/08

AT/TS8xC51Rx2

Figure 6-14. Power-Down Exit Waveform

Exit from power-down by reset redefines all the SFRs, exit from power-down by external inter-

rupt does no affect the SFRs.

Exit from power-down by either reset or external interrupt does not affect the internal RAM

content.

Note:

If idle mode is activated with power-down mode (IDL and PD bits set), the exit sequence is

unchanged, when execution is vectored to interrupt, PD and IDL bits are cleared and idle mode is

not entered.

Table 6-20.

The state of ports during idle and power-down mode

* Port 0 can force a "zero" level. A "one" will leave port floating.

INT1

INT0

XTAL1

Power-down phase

Oscillator restart phase

Active phase

Mode

Program

Memory

ALE

PSEN

PORT0

PORT1

PORT2

PORT3

Idle

Internal

Port Data*

Port Data

Idle

External

Floating

Port Data

Address

Port Data

Power-down

Internal

Port Data*

Port Data

Power-down

External

Floating

Port Data

AT80C51RA2-RLSIV 데이터시트(PDF) 45 Page - ATMEL Corporation

AT80C51RA2-RLSIV 데이터시트(HTML) 45 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86

데이터시트 다운로드

링크 URL