전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

HC210 데이터시트(PDF) 30 Page - Altera Corporation

부품명 HC210
상세설명  HardCopy II Device Family
PDF  228 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  ALTERA [Altera Corporation]
홈페이지  http://www.altera.com
Logo ALTERA - Altera Corporation

HC210 데이터시트(HTML) 30 Page - Altera Corporation

Back Button HC210 Datasheet HTML 26Page - Altera Corporation HC210 Datasheet HTML 27Page - Altera Corporation HC210 Datasheet HTML 28Page - Altera Corporation HC210 Datasheet HTML 29Page - Altera Corporation HC210 Datasheet HTML 30Page - Altera Corporation HC210 Datasheet HTML 31Page - Altera Corporation HC210 Datasheet HTML 32Page - Altera Corporation HC210 Datasheet HTML 33Page - Altera Corporation HC210 Datasheet HTML 34Page - Altera Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 30 / 228 page
background image
2–22
Altera Corporation
Preliminary
September 2008
HardCopy Series Handbook, Volume 1
General purpose IOEs support non-calibrated on-chip series termination.
50- and 25-
Ω on-chip series termination is available for 3.3-V or 2.5-V I/O
standards. 50-
Ω on-chip series termination is available for 1.8- and 1.5-V
I/O standards (pending characterization).
Memory Interface IOE
Memory interface IOEs in HC210 and HC220 devices are located on the
top of the device. Memory interface IOEs in HC230 and HC240 devices
are located on the top and the bottom of the device. In Stratix II FPGAs,
the top and bottom IOEs support the memory interface IOE features.
The memory interface IOE has many features, including:
■
Dedicated single-ended I/O buffers
■
3.3-V, 64-bit, 66 MHz PCI compliance
■
3.3-V, 64-bit, 133 MHz PCI-X 1.0 compliance
■
JTAG BST support
■
On-chip driver series termination
■
VREF pins
■
Output drive strength control
■
Tri-state buffers
■
Bus-hold circuitry
■
Programmable pull-up resistors
■
Open-drain outputs
■
PCI clamping diode
■
DQ and DQS I/O pins
■
Double data rate (DDR) registers
The following I/O standards are supported when using the memory
interface IOEs and can be used to interface to external memory, including
DDR and DDR2 SDRAM, and QDRII, RLDRAM II, and SDR SRAM:
■
3.3-V LVTTL/LVCMOS
■
2.5-V LVTTL/LVCMOS
■
1.8-V LVTTL/LVCMOS
■
1.5-V LVCMOS
■
3.3-V PCI
■
3.3-V PCI-X mode 1
1.8 V LVTTL/LVCMOS
2, 4, 6, 8
1.5 V LVCMOS
2, 4
Table 2–10. Programmable Drive Strength Support for General-Purpose
IOEs (Part 2 of 2)
I/O Standard
Programmable Drive Strength Options (mA)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com