전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

PCF8576CU 데이터시트(PDF) 33 Page - NXP Semiconductors

부품명 PCF8576CU
상세설명  Universal LCD driver for low multiplex rates
PDF  56 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  NXP [NXP Semiconductors]
홈페이지  http://www.nxp.com
Logo NXP - NXP Semiconductors

PCF8576CU 데이터시트(HTML) 33 Page - NXP Semiconductors

Back Button PCF8576CU Datasheet HTML 29Page - NXP Semiconductors PCF8576CU Datasheet HTML 30Page - NXP Semiconductors PCF8576CU Datasheet HTML 31Page - NXP Semiconductors PCF8576CU Datasheet HTML 32Page - NXP Semiconductors PCF8576CU Datasheet HTML 33Page - NXP Semiconductors PCF8576CU Datasheet HTML 34Page - NXP Semiconductors PCF8576CU Datasheet HTML 35Page - NXP Semiconductors PCF8576CU Datasheet HTML 36Page - NXP Semiconductors PCF8576CU Datasheet HTML 37Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 33 / 56 page
background image
PCF8576C_9
© NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 09 — 9 July 2009
33 of 56
NXP Semiconductors
PCF8576C
Universal LCD driver for low multiplex rates
12. Dynamic characteristics
[1]
fclk < 125 kHz, I2C-bus maximum transmission speed is derated.
[2]
All timing values are valid within the operating supply voltage and ambient temperature range and are referenced to VIL and VIH with an
input voltage swing of VSS to VDD.
Table 20.
Dynamic characteristics
VDD = 1.8 V to 5.5 V; VSS = 0 V; VLCD = 2.5 V to 6.5 V; Tamb = −40 °C to +85 °C; unless otherwise specified.
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
Timing characteristics: driver timing waveforms (see Figure 27)
fclk
clock frequency
[1]
normal mode; VDD = 5 V 125
200
315
kHz
power saving mode;
VDD =3 V
21
31
48
kHz
tclk(H)
clock HIGH time
1
-
-
µs
tclk(L)
clock LOW time
1
-
-
µs
tPD(SYNC_N) SYNC propagation delay
-
-
400
ns
tSYNC_NL
SYNC LOW time
1
-
-
µs
tPD(drv)
driver propagation delay
VLCD = VDD − 5 V
-
-
30
µs
Timing characteristics: I2C-bus (see Figure 28)
[2]
tBUF
bus free time between a STOP and START
condition
4.7
-
-
µs
tHD;STA
hold time (repeated) START condition
4.0
-
-
µs
tSU;STA
set-up time for a repeated START condition
4.7
-
-
µs
tLOW
LOW period of the SCL clock
4.7
-
-
µs
tHIGH
HIGH period of the SCL clock
4.0
-
-
µs
tr
rise time of both SDA and SCL signals
-
-
1
µs
tf
fall time of both SDA and SCL signals
-
-
0.3
µs
Cb
capacitive load for each bus line
-
-
400
pF
tSU;DAT
data set-up time
250
-
-
ns
tHD;DAT
data hold time
0
-
-
ns
tSU;STO
set-up time for STOP condition
4.0
-
-
µs



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com