ADIS16265SLASHPCBZ datasheet(5/19 Pages) AD

5 / 19 page

Preliminary Technical Data

ADIS16260/ADIS16265

Rev. PrB | Page 5 of 19

TIMING SPECIFICATIONS

TA = −40°C to +85°C, VCC = 5.0 V, unless otherwise noted.

Table 2.

Parameter

Description

Min1

Typ

Max1

Unit

fSCLK

Fast mode, SMPL_PRD ≤ 0x07 (fS ≥ 64 Hz)

0.01

2.5

MHz

Normal mode, SMPL_PRD ≥ 0x08 (fS ≤ 56.9 Hz)

0.01

1.0

MHz

tDATARATE

Data rate period, fast mode, SMPL_PRD ≤ 0x07 (fS ≥ 64 Hz)

μs

Data rate period, normal mode, SMPL_PRD ≥ 0x08 (fS ≤ 56.9 Hz)

μs

tSTALL

Stall period, fast mode, SMPL_PRD ≤ 0x07 (fS ≥ 64 Hz)

μs

Stall period, normal mode, SMPL_PRD ≥ 0x08 (fS ≤ 56.9 Hz)

μs

tCS

Chip select to clock edge

48.8

tDAV

Data output valid after SCLK falling edge2

100

tDSU

Data input setup time before SCLK rising edge

24.4

tDHD

Data input hold time after SCLK rising edge

48.8

tDF

Data output fall time

12.5

tDR

Data output rise time

12.5

tSFS

CS high after SCLK edge3

Flash update time (power supply must be within range)

1 Guaranteed by design; not production tested.

2 The MSB presents an exception to this parameter. The MSB clocks out on the falling edge of CS. The rest of the DOUT bits are clocked after the falling edge of SCLK and

are governed by this specification.

3 This parameter may need to be expanded to allow for proper capture of the LSB. After CS goes high, the DOUT line goes into a high impedance state.

SCLK

tDATARATE

tDATASTALL

Figure 2. SPI Chip Select Timing

SCLK

DOUT

DIN

W/R

MSB

DB14

LSB

DB13

DB12

DB10

DB11

DB2

LSB

DB1

tCS

tSFS

tDAV

tDHD

tDSU

*NOT DEFINED

Figure 3. SPI Timing (Using SPI Settings Typically Identified as Phase = 1, Polarity = 1)

ADIS16265/PCBZ 데이터시트(PDF) 5 Page - Analog Devices

ADIS16265/PCBZ 데이터시트(HTML) 5 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19

데이터시트 다운로드

링크 URL