전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

STM32F101XC 데이터시트(PDF) 87 Page - STMicroelectronics

부품명 STM32F101XC
상세설명  High-density access line, ARM-based 32-bit MCU with 256 to 512 KB Flash, 9 timers, 1 ADC and 10 communication interfaces
PDF  106 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32F101XC 데이터시트(HTML) 87 Page - STMicroelectronics

Back Button STM32F101XC Datasheet HTML 83Page - STMicroelectronics STM32F101XC Datasheet HTML 84Page - STMicroelectronics STM32F101XC Datasheet HTML 85Page - STMicroelectronics STM32F101XC Datasheet HTML 86Page - STMicroelectronics STM32F101XC Datasheet HTML 87Page - STMicroelectronics STM32F101XC Datasheet HTML 88Page - STMicroelectronics STM32F101XC Datasheet HTML 89Page - STMicroelectronics STM32F101XC Datasheet HTML 90Page - STMicroelectronics STM32F101XC Datasheet HTML 91Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 87 / 106 page
background image
STM32F101xC, STM32F101xD, STM32F101xE
Electrical characteristics
Doc ID 14610 Rev 7
87/106
Equation 1: RAIN max formula:
Table 53.
ADC characteristics
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
VDDA
Power supply
2.4
3.6
V
VREF+
Positive reference voltage
2.4
VDDA
V
IVREF
Current on the VREF input
pin
160(1)
1.
Based on characterization results, not tested in production.
220(1)
µA
fADC
ADC clock frequency
0.6
14
MHz
fS
(2)
2.
Guaranteed by design, not tested in production.
Sampling rate
0.05
1
MHz
fTRIG
(2)
External trigger frequency
fADC = 14 MHz
823
kHz
17
1/fADC
VAIN
Conversion voltage range(3)
3.
VREF+ can be internally connected to VDDA and VREF- can be internally connected to VSSA, depending on
the package. Refer to Section 3: Pinouts and pin descriptions for further details.
0 (VSSA or VREF-
tied to ground)
VREF+
V
RAIN
(2)
External input impedance
See Equation
1 and Table 54
for details
50
k
RADC
(2)
Sampling switch resistance
1
k
CADC
(2)
Internal sample and hold
capacitor
8pF
tCAL
(2)
Calibration time
fADC = 14 MHz
5.9
µs
83
1/fADC
tlat
(2)
Injection trigger conversion
latency
fADC = 14 MHz
0.214
µs
3(4)
4.
For external triggers, a delay of 1/fPCLK2 must be added to the latency specified in Table 53.
1/fADC
tlatr
(2)
Regular trigger conversion
latency
fADC = 14 MHz
0.143
µs
2(4)
1/fADC
tS
(2)
Sampling time
fADC = 14 MHz
0.107
17.1
µs
1.5
239.5
1/fADC
tSTAB
(2)
Power-up time
0
0
1
µs
tCONV
(2)
Total conversion time
(including sampling time)
fADC = 14 MHz
1
18
µs
14 to 252 (tS for sampling +12.5 for
successive approximation)
1/fADC
R
AIN
T
S
f
ADC
C
ADC
2
N2
+

ln
--------------------------------------------------------------
R
ADC



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com