 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
MCP3909-I/SS 데이터시트(PDF) 6 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
MCP3909-I/SS 데이터시트(HTML) 6 Page - Microchip Technology |
|
|
6 / 44 page  MCP3909 DS22025B-page 6 © 2009 Microchip Technology Inc. TIMING CHARACTERISTICS Electrical Specifications: Unless otherwise indicated, all parameters apply at AVDD = DVDD = 4.5V to 5.5V, AGND, DGND = 0V, MCLK = 3.58 MHz; TA = -40°C to +85°C. Parameter Sym Min Typ Max Units Comment Frequency Outputs FOUT0 and FOUT1 Pulse Width (Logic Low) tFW — 275 — ms 984376 MCLK periods (Note 1) HFOUT Pulse Width tHW — 90 — ms 322160 MCLK periods (Note 2) FOUT0 and FOUT1 Pulse Period tFP Refer to Equation 4-1 s HFOUT Pulse Period tHP Refer to Equation 4-2 s FOUT0 to FOUT1 Falling-Edge Time tFS2 — 0.5 tFP — FOUT0 to FOUT1 Minimum Sepa- ration tFS — 4/MCLK — Digital I/O FOUT0 and FOUT1 Output High Voltage VOH 4.5 —— VIOH = 10 mA, DVDD = 5.0V FOUT0 and FOUT1 Output Low Voltage VOL —— 0.5 V IOL = 10 mA, DVDD = 5.0V HFOUT and NEG Output High Voltage VOH 4.0 —— VIOH = 5 mA, DVDD = 5.0V HFOUT and NEG Output Low Voltage VOL —— 0.5 V IOL = 5 mA, DVDD = 5.0V High-Level Input Voltage (All Digital Input Pins) VIH 2.4 —— VDVDD = 5.0V Low Level Input Voltage (All Digital Input Pins) VIL —— 0.85 V DVDD = 5.0V Input Leakage Current —0.1 ±1 µA VIN = 0, VIN = DVDD Pin Capacitance —— 10 pF (Note 3) Serial Interface Timings (Note 4) Data Ready Pulse Width tDR 4/MCLK Reset Time tRST 100 — — ns Output Data Rate fADC —MCLK/256 — Serial Clock Frequency fCLK —20 MHz VDD = 5V Window for serial mode entry codes tWINDOW —— 32/ MCLK — Last bit must be clocked in before this time. Window start time for serial mode entry codes tWINSET 1/MCLK — — — First bit must be clocked in after this time. Serial Clock High Time tHI — — 25 ns fCLK= 20 MHz Serial Clock Low Time tLO — — 25 ns fCLK= 20 MHz CS Fall to First Rising CLK Edge tSUCS 15 — — ns Data Input Setup Time tSU 10 — — ns Data Input Hold Time tHD — — 10 ns Note 1: If output pulse period (tFP) falls below 984376*2 MCLK periods, then tFW = 1/2 tFP. 2: If output pulse period (tHP) falls below 322160*2 MCLK periods, then tHW = 1/2 tHP. When F2, F1, F0 equals 0,1,1, the HFOUT pulse time is fixed at 64 x MCLK periods or 18 µs for MCLK = 3.58 MHz 3: Specified by characterization, not production tested. 4: Serial timings specified and production tested with 180 pF load. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
