| 전자부품 데이터시트 검색엔진 |
|
MCP3909-I/SS 데이터시트(PDF) 7 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
MCP3909-I/SS 데이터시트(HTML) 7 Page - Microchip Technology |
|
7 / 44 page ![]() © 2009 Microchip Technology Inc. DS22025B-page 7 MCP3909 FIGURE 1-1: Output Timings for Active Power Pulse Outputs and Negative Power Pin. FIGURE 1-2: Serial Interface Timings showing Output, Rise, Hold, and CS Times. CS Rise to Output Disable tDIS —— 150 ns CLK Rise to Output Data Valid tDO — — 30 ns SDO Rise Time tR —2 — ns SDO Fall Time tF —2 — ns TIMING CHARACTERISTICS (CONTINUED) Electrical Specifications: Unless otherwise indicated, all parameters apply at AVDD = DVDD = 4.5V to 5.5V, AGND, DGND = 0V, MCLK = 3.58 MHz; TA = -40°C to +85°C. Parameter Sym Min Typ Max Units Comment Note 1: If output pulse period (tFP) falls below 984376*2 MCLK periods, then tFW = 1/2 tFP. 2: If output pulse period (tHP) falls below 322160*2 MCLK periods, then tHW = 1/2 tHP. When F2, F1, F0 equals 0,1,1, the HFOUT pulse time is fixed at 64 x MCLK periods or 18 µs for MCLK = 3.58 MHz 3: Specified by characterization, not production tested. 4: Serial timings specified and production tested with 180 pF load. FOUT0 tFP FOUT1 HFOUT tFW tHP tHW tFS tFS2 NEG CS CLK SDI tSU tHD tSUCS tHI tLO SDO tDO tR tF tDIS tCLK Hi-z |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |