전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

MFRC522 데이터시트(PDF) 46 Page - NXP Semiconductors

부품명 MFRC522
상세설명  Contactless reader IC
PDF  96 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  NXP [NXP Semiconductors]
홈페이지  http://www.nxp.com
Logo NXP - NXP Semiconductors

MFRC522 데이터시트(HTML) 46 Page - NXP Semiconductors

Back Button MFRC522 Datasheet HTML 42Page - NXP Semiconductors MFRC522 Datasheet HTML 43Page - NXP Semiconductors MFRC522 Datasheet HTML 44Page - NXP Semiconductors MFRC522 Datasheet HTML 45Page - NXP Semiconductors MFRC522 Datasheet HTML 46Page - NXP Semiconductors MFRC522 Datasheet HTML 47Page - NXP Semiconductors MFRC522 Datasheet HTML 48Page - NXP Semiconductors MFRC522 Datasheet HTML 49Page - NXP Semiconductors MFRC522 Datasheet HTML 50Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 46 / 96 page
background image
MFRC522_33
© NXP B.V. 2009. All rights reserved.
Product data sheet
PUBLIC
Rev. 3 — 26 October 2009
112133
46 of 96
NXP Semiconductors
MFRC522
Contactless reader IC
9.3.2.2
ModeReg register
Defines general mode settings for transmitting and receiving.
9.3.2.3
TxModeReg register
Defines the data rate during transmission.
Table 55.
ModeReg register (address 11h); reset value: 3Fh bit allocation
Bit
7
6
5
4
3
2
1
0
Symbol
MSBFirst reserved
TxWaitRF
reserved
PolMFin
reserved
CRCPreset[1:0]
Access
R/W
-
R/W
-
R/W
-
R/W
Table 56.
ModeReg register bit descriptions
Bit
Symbol
Value
Description
7
MSBFirst
1
CRC coprocessor calculates the CRC with MSB first
in the CRCResultReg register the values for the
CRCResultMSB[7:0] bits and the CRCResultLSB[7:0] bits are bit
reversed
Remark: during RF communication this bit is ignored
6
reserved
-
reserved for future use
5
TxWaitRF
1
transmitter can only be started if an RF field is generated
4
reserved
-
reserved for future use
3
PolMFin
defines the polarity of pin MFIN
Remark: the internal envelope signal is encoded active LOW,
changing this bit generates a MFinActIRq event
1
polarity of pin MFIN is active HIGH
0
polarity of pin MFIN is active LOW
2
reserved
-
reserved for future use
1 to 0
CRCPreset
[1:0]
defines the preset value for the CRC coprocessor for the CalcCRC
command
Remark: during any communication, the preset values are
selected automatically according to the definition of bits in the
RxModeReg and TxModeReg registers
00
0000h
01
6363h
10
A671h
11
FFFFh
Table 57.
TxModeReg register (address 12h); reset value: 00h bit allocation
Bit
7
6
5
4
3
2
1
0
Symbol
TxCRCEn
TxSpeed[2:0]
InvMod
reserved
Access
R/W
D
R/W
-



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com