전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

WM8148 데이터시트(PDF) 12 Page - Wolfson Microelectronics plc

부품명 WM8148
상세설명  12-bit/12MSPS CCD/CIS Analogue Front End/Digitiser
PDF  43 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  WOLFSON [Wolfson Microelectronics plc]
홈페이지  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8148 데이터시트(HTML) 12 Page - Wolfson Microelectronics plc

Back Button WM8148 Datasheet HTML 8Page - Wolfson Microelectronics plc WM8148 Datasheet HTML 9Page - Wolfson Microelectronics plc WM8148 Datasheet HTML 10Page - Wolfson Microelectronics plc WM8148 Datasheet HTML 11Page - Wolfson Microelectronics plc WM8148 Datasheet HTML 12Page - Wolfson Microelectronics plc WM8148 Datasheet HTML 13Page - Wolfson Microelectronics plc WM8148 Datasheet HTML 14Page - Wolfson Microelectronics plc WM8148 Datasheet HTML 15Page - Wolfson Microelectronics plc WM8148 Datasheet HTML 16Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 43 page
background image
WM8148
Production Data
WOLFSON MICROELECTRONICS LTD
PD Rev 4.0 April 1999
12
PARALLEL INTERFACE
STB
DNA
RNW
D[11:4]
Z
Z
DATA IN
ADDRESS IN
ADC DATA OUT
ADC DATA OUT
DATA OUT
ADC DATA OUT
t
STB
t
ASU
t
AH
t
DSU
t
DH
t
STDO
t
STAO
t
ADLS
t
ADLH
t
ADHS
t
ADHH
t
OPD
t
OPZ
Figure 8 Parallel Interface Timing
TEST CONDITIONS
AVDD = 4.75 to 5.25V, DVDD1 and DVDD2 = 2.97 to 5.25V, AGND = DGND = 0V, TA = 0 to 70
°C, MCLK = 48MHz unless
otherwise stated (AVDD denotes the voltage applied to all AVDD pins).
PARAMETER
SYMBOL
TEST CONDITIONS
MIN
TYP
MAX
UNITS
RNW Low to OP[11:4] Hi-Z.
tOPZ
20
ns
Address set-up time to STB Low
tASU
10
ns
DNA Low set-up time to STB Low
tADLS
10
ns
Strobe Low time
tSTB
50
ns
Address hold time from STB High
tAH
10
ns
DNA Low hold time from STB High
tADLH
10
ns
Data set-up time to STB Low
tDSU
10
ns
DNA High set-up time to STB Low
tADHS
10
ns
Data hold time from STB High
tDH
10
ns
Data High hold time from STB High
tADHH
10
ns
RNW High to OP[11:4] output
tOPD
35
ns
Data output propagation delay from
STB Low
tSTDO
35
ns
ADC data out propagation delay
from STB High
tSTAO
35
ns
Note:
Parameters are measured at 50% of the rising/falling edge.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com