전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

PCF2127AT/1 데이터시트(PDF) 58 Page - NXP Semiconductors

부품명 PCF2127AT/1
상세설명  Integrated RTC, TCXO and quartz crystal
PDF  80 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  NXP [NXP Semiconductors]
홈페이지  http://www.nxp.com
Logo NXP - NXP Semiconductors

PCF2127AT/1 데이터시트(HTML) 58 Page - NXP Semiconductors

Back Button PCF2127AT/1 Datasheet HTML 54Page - NXP Semiconductors PCF2127AT/1 Datasheet HTML 55Page - NXP Semiconductors PCF2127AT/1 Datasheet HTML 56Page - NXP Semiconductors PCF2127AT/1 Datasheet HTML 57Page - NXP Semiconductors PCF2127AT/1 Datasheet HTML 58Page - NXP Semiconductors PCF2127AT/1 Datasheet HTML 59Page - NXP Semiconductors PCF2127AT/1 Datasheet HTML 60Page - NXP Semiconductors PCF2127AT/1 Datasheet HTML 61Page - NXP Semiconductors PCF2127AT/1 Datasheet HTML 62Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 58 / 80 page
background image
PCF2127A_2
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2010. All rights reserved.
Product data sheet
Rev. 02 — 7 May 2010
58 of 80
NXP Semiconductors
PCF2127A
Integrated RTC, TCXO and quartz crystal
9.2.4 Acknowledge
The number of data bytes transferred between the START and STOP conditions from
transmitter to receiver is unlimited. Each byte of eight bits is followed by an acknowledge
cycle.
• A slave receiver which is addressed must generate an acknowledge after the
reception of each byte.
• Also a master receiver must generate an acknowledge after the reception of each
byte that has been clocked out of the slave transmitter.
• The device that acknowledges must pull-down the SDA line during the acknowledge
clock pulse, so that the SDA line is stable LOW during the HIGH period of the
acknowledge related clock pulse (set-up and hold times must be taken into
consideration).
• A master receiver must signal an end of data to the transmitter by not generating an
acknowledge on the last byte that has been clocked out of the slave. In this event the
transmitter must leave the data line HIGH to enable the master to generate a STOP
condition.
Acknowledgement on the I2C-bus is illustrated in Figure 41.
9.2.5 I2C-bus protocol
After a start condition a valid hardware address has to be sent to a PCF2127A device.
The appropriate I2C-bus slave address is 1010001. The entire I2C-bus slave address byte
is shown in Table 59.
Fig 40. System configuration
mba605
MASTER
TRANSMITTER
RECEIVER
SLAVE
RECEIVER
SLAVE
TRANSMITTER
RECEIVER
MASTER
TRANSMITTER
MASTER
TRANSMITTER
RECEIVER
SDA
SCL
Fig 41. Acknowledgement on the I2C-bus
mbc602
S
START
condition
9
8
2
1
clock pulse for
acknowledgement
not acknowledge
acknowledge
data output
by transmitter
data output
by receiver
SCL from
master



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com