전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

PCF2127AT/1 데이터시트(PDF) 69 Page - NXP Semiconductors

부품명 PCF2127AT/1
상세설명  Integrated RTC, TCXO and quartz crystal
PDF  80 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  NXP [NXP Semiconductors]
홈페이지  http://www.nxp.com
Logo NXP - NXP Semiconductors

PCF2127AT/1 데이터시트(HTML) 69 Page - NXP Semiconductors

Back Button PCF2127AT/1 Datasheet HTML 65Page - NXP Semiconductors PCF2127AT/1 Datasheet HTML 66Page - NXP Semiconductors PCF2127AT/1 Datasheet HTML 67Page - NXP Semiconductors PCF2127AT/1 Datasheet HTML 68Page - NXP Semiconductors PCF2127AT/1 Datasheet HTML 69Page - NXP Semiconductors PCF2127AT/1 Datasheet HTML 70Page - NXP Semiconductors PCF2127AT/1 Datasheet HTML 71Page - NXP Semiconductors PCF2127AT/1 Datasheet HTML 72Page - NXP Semiconductors PCF2127AT/1 Datasheet HTML 73Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 69 / 80 page
background image
PCF2127A_2
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2010. All rights reserved.
Product data sheet
Rev. 02 — 7 May 2010
69 of 80
NXP Semiconductors
PCF2127A
Integrated RTC, TCXO and quartz crystal
13. Dynamic characteristics
13.1 SPI-bus timing characteristics
[1]
No load value; bus will be held up by bus capacitance; use RC time constant with application values.
Table 63.
SPI-bus characteristics
VDD = 1.8 V to 4.2V; VSS =0V; Tamb = −40 °C to +85 °C, unless otherwise specified. All timing values are valid within the
operating supply voltage at ambient temperature and referenced to VIL and VIH with an input voltage swing of VSS to VDD.
Symbol
Parameter
Conditions
VDD =1.8 V
VDD =4.2 V
Unit
Min
Max
Min
Max
Pin SCL
fclk(SCL)
SCL clock frequency
register read/write access
-
2.0
-
6.5
MHz
RAM write access
-
2.0
-
6.5
MHz
RAM read access
-
1.11
-
6.25
MHz
tSCL
SCL time
register read/write access
800
-
140
-
ns
RAM write access
800
-
140
-
ns
RAM read access
900
-
160
-
ns
tclk(H)
clock HIGH time
register read/write access
100
-
70
-
ns
RAM write access
100
-
70
-
ns
RAM read access
450
-
80
-
ns
tclk(L)
clock LOW time
register read/write access
400
-
70
-
ns
RAM write access
400
-
70
-
ns
RAM read access
450
-
80
-
ns
tr
rise time
for SCL signal
-
100
-
30
ns
tf
fall time
for SCL signal
-
100
-
30
ns
Pin SDA/CE
tsu(CE_N)
CE_N set-up time
60
-
30
-
ns
th(CE_N)
CE_N hold time
40
-
25
-
ns
trec(CE_N)
CE_N recovery time
100
-
30
-
ns
tw(CE_N)
CE_N pulse width
-
0.99
-
0.99
s
Pin SDI
tsu
set-up time
set-up time for SDI data
70
-
20
-
ns
th
hold time
hold time for SDI data
70
-
20
-
ns
Pin SDO
td(R)SDO
SDO read delay time
CL = 50 pF
register read access
-
225
-
55
ns
RAM read access
-
410
-
55
ns
tdis(SDO)
SDO disable time
[1]
-
90
-
25
ns
tt(SDI-SDO)
transition time from SDI to
SDO
to avoid bus conflict
0
-
0
-
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com