전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

SC18IM700IPW 데이터시트(PDF) 11 Page - NXP Semiconductors

부품명 SC18IM700IPW
상세설명  Master I2C-bus controller with UART interface
PDF  22 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  NXP [NXP Semiconductors]
홈페이지  http://www.nxp.com
Logo NXP - NXP Semiconductors

SC18IM700IPW 데이터시트(HTML) 11 Page - NXP Semiconductors

Back Button SC18IM700IPW Datasheet HTML 7Page - NXP Semiconductors SC18IM700IPW Datasheet HTML 8Page - NXP Semiconductors SC18IM700IPW Datasheet HTML 9Page - NXP Semiconductors SC18IM700IPW Datasheet HTML 10Page - NXP Semiconductors SC18IM700IPW Datasheet HTML 11Page - NXP Semiconductors SC18IM700IPW Datasheet HTML 12Page - NXP Semiconductors SC18IM700IPW Datasheet HTML 13Page - NXP Semiconductors SC18IM700IPW Datasheet HTML 14Page - NXP Semiconductors SC18IM700IPW Datasheet HTML 15Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 22 page
background image
SC18IM700_2
© NXP B.V. 2007. All rights reserved.
Product data sheet
Rev. 02 — 10 August 2007
11 of 22
NXP Semiconductors
SC18IM700
Master I2C-bus controller with UART interface
9.2.2.2
Input-only configuration
The input-only port configuration has no output drivers. It is a Schmitt triggered input that
also has a glitch suppression circuit.
9.2.2.3
Push-pull output configuration
The push-pull output configuration has the same pull-down structure as both the
open-drain and the quasi-bidirectional output modes, but provides a continuous strong
pull-up when the port latch contains a logic 1. The push-pull mode may be used when
more source current is needed from a port output. A push-pull port pin has a Schmitt
triggered input that also has a glitch suppression circuit.
Fig 13. Quasi-bidirectional output configuration
002aac076
2 SYSTEM
CLOCK
CYCLES
weak
strong
very
weak
VDD
PP
P
VSS
pin latch data
GPIOn
glitch rejection
input data
Fig 14. Input-only configuration
002aab884
GPIO pin
glitch rejection
input data
Fig 15. Push-pull output configuration
002aab885
strong
VDD
P
VSS
pin latch data
GPIO pin
glitch rejection
input data
N



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com