MPC8308VMAFDA datasheet(34/88 Pages) FREESCALE

34 / 88 page

MPC8308 PowerQUICC II Pro Processor Hardware Specification, Rev. 0

Freescale Semiconductor

PCI Express

10.2.4.1

Spread Spectrum Clock

SD_REF_CLK/SD_REF_CLK are not intended to be used with, and should not be clocked by, a spread

spectrum clock source.

10.3

SerDes Transmitter and Receiver Reference Circuits

Figure 26 shows the reference circuits for SerDes data lane’s transmitter and receiver.

Figure 26. SerDes Transmitter and Receiver Reference Circuits

The DC and AC specification of SerDes data lanes are defined in Section 11, “PCI Express.”

Note that external AC Coupling capacitor is required for the PCI Express serial transmission protocol with

the capacitor value defined in specification of PCI Express protocol section.

11 PCI Express

This section describes the DC and AC electrical specifications for the PCI Express bus.

11.1

DC Requirements for PCI Express SD_REF_CLK and

SD_REF_CLK

For more information, see Section 10.2, “SerDes Reference Clocks.”

11.2

AC Requirements for PCI Express SerDes Clocks

Table 33 lists the PCI Express SerDes clock AC requirements.

Table 33. SD_REF_CLK and SD_REF_CLK AC Requirements

Symbol

Parameter Description

Min

Typ

Max

Units

Notes

tREF

REFCLK cycle time (for 125 MHz and 100 MHz)

—

tREFCJ

REFCLK cycle-to-cycle jitter. Difference in the period

of any two adjacent REFCLK cycles.

——

100

—

tREFPJ

Phase jitter. Deviation in edge location with respect to

mean edge location.

–50

—

Receiver

Transmitter

TXn

RXn

MPC8308VMAFDA 데이터시트(PDF) 34 Page - Freescale Semiconductor, Inc

MPC8308VMAFDA 데이터시트(HTML) 34 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88

데이터시트 다운로드

링크 URL