전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

MPC8308VMAFDA 데이터시트(PDF) 77 Page - Freescale Semiconductor, Inc

부품명 MPC8308VMAFDA
상세설명  MPC8308 PowerQUICC II Pro Processor Hardware Specification
PDF  88 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  FREESCALE [Freescale Semiconductor, Inc]
홈페이지  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8308VMAFDA 데이터시트(HTML) 77 Page - Freescale Semiconductor, Inc

Back Button MPC8308VMAFDA Datasheet HTML 73Page - Freescale Semiconductor, Inc MPC8308VMAFDA Datasheet HTML 74Page - Freescale Semiconductor, Inc MPC8308VMAFDA Datasheet HTML 75Page - Freescale Semiconductor, Inc MPC8308VMAFDA Datasheet HTML 76Page - Freescale Semiconductor, Inc MPC8308VMAFDA Datasheet HTML 77Page - Freescale Semiconductor, Inc MPC8308VMAFDA Datasheet HTML 78Page - Freescale Semiconductor, Inc MPC8308VMAFDA Datasheet HTML 79Page - Freescale Semiconductor, Inc MPC8308VMAFDA Datasheet HTML 80Page - Freescale Semiconductor, Inc MPC8308VMAFDA Datasheet HTML 81Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 77 / 88 page
background image
MPC8308 PowerQUICC II Pro Processor Hardware Specification, Rev. 0
Freescale Semiconductor
77
Clocking
Table 55 provides the operating frequencies for the device under recommended operating conditions
(Table 2).
21.2
System PLL Configuration
The system PLL is controlled by the RCWL[SPMF] parameter. Table 56 shows the multiplication factor
encodings for the system PLL.
As described in Section 21, “Clocking,” the LBCM, DDRCM, and SPMF parameters in the reset
configuration word low select the ratio between the primary clock input (SYS_CLK_IN) and the internal
Table 55. Operating Frequencies for MPC8308
Characteristic1
Maximum Operating Frequency
Unit
e300 core frequency (core_clk)
400
MHz
Coherent system bus frequency (csb_clk)
133
MHz
DDR2 memory bus frequency (MCK)2
133
MHz
Local bus frequency (LCLK0)3
66
MHz
Notes:
1. The SYS_CLK_IN frequency, RCWL[SPMF], and RCWL[COREPLL] settings must be chosen such that the resulting csb_clk,
MCK, LCLK0, and core_clk frequencies do not exceed their respective maximum or minimum operating frequencies.
2. The DDR data rate is 2x the DDR memory bus frequency.
3. The local bus frequency is 1/2, 1/4, or 1/8 of the lbc_clk frequency (depending on LCCR[CLKDIV]) which is in turn, 1x or 2x
the csb_clk frequency (depending on RCWL[LBCM]).
Table 56. System PLL Ratio
RCWL[SPMF]
csb_clk : SYS_CLK_IN
0000
Reserved
0001
Reserved
0010
2 : 1
0011
3 : 1
0100
4 : 1
0101
5 : 1
0110–1111
Reserved
1000
8 : 1
1001
9 : 1
1010
10 : 1
1011
11 : 1
1100
12 : 1
1101
13 : 1
1110
14 : 1
1111
15: 1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com