전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ADT7463ARQZ-R7 데이터시트(PDF) 45 Page - ON Semiconductor

부품명 ADT7463ARQZ-R7
상세설명  dB COOL??Remote Thermal Controller and Voltage Monitor
PDF  52 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  ONSEMI [ON Semiconductor]
홈페이지  http://www.onsemi.com
Logo ONSEMI - ON Semiconductor

ADT7463ARQZ-R7 데이터시트(HTML) 45 Page - ON Semiconductor

Back Button ADT7463ARQZ-R7 Datasheet HTML 41Page - ON Semiconductor ADT7463ARQZ-R7 Datasheet HTML 42Page - ON Semiconductor ADT7463ARQZ-R7 Datasheet HTML 43Page - ON Semiconductor ADT7463ARQZ-R7 Datasheet HTML 44Page - ON Semiconductor ADT7463ARQZ-R7 Datasheet HTML 45Page - ON Semiconductor ADT7463ARQZ-R7 Datasheet HTML 46Page - ON Semiconductor ADT7463ARQZ-R7 Datasheet HTML 47Page - ON Semiconductor ADT7463ARQZ-R7 Datasheet HTML 48Page - ON Semiconductor ADT7463ARQZ-R7 Datasheet HTML 49Page - ON Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 45 / 52 page
background image
REV. C
ADT7463
–45–
Table XXIII. PWM Min Duty Cycle Registers
Register Address
R/W*
Description
Power-On Default
0x64
Read/Write
PWM1 Min Duty Cycle
0x80 (50% duty cycle)
0x65
Read/Write
PWM2 Min Duty Cycle
0x80 (50% duty cycle)
0x66
Read/Write
PWM3 Min Duty Cycle
0x80 (50% duty cycle)
Bit
Name
Read/Write
Description
<7:0>
PWM Duty
Read/Write
These bits define the PWMMIN duty cycle for PWMx.
Cycle
0x00 = 0% duty cycle (Fan off).
0x40 = 25% duty cycle.
0x80 = 50% duty cycle.
0xFF = 100% duty cycle (Fan full speed).
*These registers become read-only when the ADT7463 is in automatic fan control mode.
Table XXIV. TMIN Registers
Register Address
R/W*
Description
Power-On Default
0x67
Read/Write
Remote 1 Temp TMIN
0x5A (90�C)
0x68
Read/Write
Local Temp TMIN
0x5A (90�C)
0x69
Read/Write
Remote 2 Temp TMIN
0x5A (90�C)
These are the TMIN registers for each temperature channel. When the temperature measured exceeds T MIN, the appropriate fan runs at minimum speed and
increases with temperature according to TRANGE.
*These registers become read-only when the Configuration Register 1 Lock bit is set. Any further attempts to write to these registers shall have no effect.
Table XXV. THERM Limit Registers
Register Address
R/W*
Description
Power-On Default
0x6A
Read/Write
Remote 1 THERM Limit
0x64 (100�C)
0x6B
Read/Write
Local THERM Limit
0x64 (100�C)
0x6C
Read/Write
Remote 2 THERM Limit
0x64 (100�C)
If any temperature measured exceeds its THERM limit, all PWM outputs drive their fans at 100% duty cycle. This is a fail-safe mechanism incorporated to cool the
system in the event of a critical overtemperature. It also ensures some level of cooling in the event that software or hardware locks up. If set to 0x80, this feature is
disabled. The PWM output remains at 100% until the temperature drops below THERM Limit – Hysteresis. If the THERM pin is programmed as an output, then
exceeding these limits by 0.25�C can cause the THERM pin to assert low as an output.
*These registers become read-only when the Configuration Register 1 Lock bit is set to 1. Any further attempts to write to these registers will have no effect.
Table XXVI. Temperature Hysteresis Registers
Register Address
R/W*
Description
Power-On Default
0x6D
Read/Write
Remote 1 Local Temp Hysteresis
0x44
0x6E
Read/Write
Remote 2 Temp Hysteresis
0x40
Each 4-bit value controls the amount of temperature hysteresis applied to a particular temperature channel. Once the temperature for that channel falls below its
TMIN value, the fan remains running at PWMMIN duty cycle until the temperature = TMIN – Hysteresis. Up to 15°C of hysteresis may be assigned to any temperature
channel. The hysteresis value chosen also applies to that temperature channel if its THERM limit is exceeded. The PWM output being controlled goes to 100%
if the THERM limit is exceeded and remains at 100% until the temperature drops below THERM – Hysteresis. For acoustic reasons, it is recommended that
the hysteresis value not be programmed less than 4
°C. Setting the hysteresis value lower than 4°C causes the fan to switch on and off regularly when the
temperature is close to TMIN.
*These registers become read-only when the Configuration Register 1 Lock bit is set to 1. Any further attempts to write to these registers will have no effect.
Rev. 4 | Page 45 of 52 | www.onsemi.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com