ADT7463ARQZ-R7 datasheet(3/52 Pages) ONSEMI

3 / 52 page

REV. C

ADT7463

–3–

Parameter

Min

Typ

Max

Unit

Test Conditions/Comment

DIGITAL INPUT LOGIC LEVELS

(TACH INPUTS)

Input High Voltage, VIH

2.0

5.5

Maximum Input Voltage

Input Low Voltage, VIL

+0.8

–0.3

Minimum Input Voltage

Hysteresis

0.5

V p-p

DIGITAL INPUT LOGIC LEVELS

(THERM) AGTL+

Input High Voltage, VIH

0.75 � VCCP

Input Low Voltage, VIL

0.4

DIGITAL INPUT CURRENT

Input High Current, IIH

–1

µAVIN = VCC

Input Low Current, IIL

µAVIN = 0

Input Capacitance, CIN

SERIAL BUS TIMING5

Clock Frequency, fSCLK

400

kHz

See Figure 1

Glitch Immunity, tSW

See Figure 1

Bus Free Time, tBUF

1.3

µsSee Figure 1

Start Setup Time, tSU;STA

0.6

µsSee Figure 1

Start Hold Time, tHD;STA

0.6

µsSee Figure 1

SCL Low Time, tLOW

1.3

µsSee Figure 1

SCL High Time, tHIGH

0.6

µsSee Figure 1

SCL, SDA Rise Time, tR

1000

See Figure 1

SCL, SDA Fall Time, tF

300

µsSee Figure 1

Data Setup Time, tSU;DAT

100

See Figure 1

Data Hold Time, tHD;DAT

300

See Figure 1

Detect Clock Low Timeout, tTIMEOUT

Can Be Optionally Disabled

NOTES

1All voltages are measured with respect to GND, unless otherwise specified.

2Typicals are at TA = 25°C and represent the most likely parametric norm.

3Logic inputs accept input high voltages up to VMAX even when the device is operating down to VMIN.

4Timing specifications are tested at logic levels of VIL = 0.8 V for a falling edge and VIH = 2.0 V for a rising edge.

5Guaranteed by design, not production tested.

Specifications subject to change without notice.

tSU;DAT

tHIGH

tHD;DAT

tLOW

tSU;STO

SCL

SDA

tHD;STA

tSU;STA

tBUF

Figure 1. Diagram for Serial Bus Timing

Rev. 4 | Page 3 of 52 | www.onsemi.com

ADT7463ARQZ-R7 데이터시트(PDF) 3 Page - ON Semiconductor

ADT7463ARQZ-R7 데이터시트(HTML) 3 Page - ON Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52

데이터시트 다운로드

링크 URL