| 전자부품 데이터시트 검색엔진 |
|
STA015 데이터시트(PDF) 48 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STA015 데이터시트(HTML) 48 Page - STMicroelectronics |
|
48 / 56 page ![]() Obsolete Product(s) - Obsolete Product(s) STA015 48/56 6.3.5 XTI,XTO and CLK_OUT timings txto = 1.40 + pad_timing (Cload_XTO) ns tclk_out = 4 + pad_timing (Cload_CLK_OUT) ns Note: In "multimedia" mode, the CLK_OUT pad is DATA_REQ. In that case, no timing is given between the XTI input and this pad. 6.3.6 RESET The Reset min duration (t_reset_low_min) is 100ns 6.4 CONFIGURATION FLOW EXAMPLE XTI (INPUT) XTO CLK_OUT txto tclk_out D98AU973 thi tlo RESET D98AU974 treset_low_min HW RESET set PCM OUTPUT INTERFACE CONFIGURATION set set PCM-DIVIDER PCM-CONF. PLL FRAC_441_H, PLL FRAC_441_L, PLL FRAC_H, PLL FRAC_L } { set MFS DF_441, MFSDF } { PLL CONFIGURATION FOR: set PLL CTRL 48, 44.1, 32 29, 22.05, 16 12, 11.025, 8 } KHz • { set SCKR_POL INPUT SERIAL CLOCK POLARITY CONFIGURATION set CHIP_MODE SELECT OPERATIONAL MODE set REQ_POL DATA REQUEST POLARITY CONFIGURATION RUN set • MULTIMEDIA MODE see {TAB 5 to TAB12} D00AU1146A |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |