DSP56F803 datasheet(13/52 Pages) FREESCALE

13 / 52 page

Pulse Width Modulator (PWM) Signals

56F803 Technical Data, Rev. 16

Freescale Semiconductor

2.6 Pulse Width Modulator (PWM) Signals

RESET

Input

(Schmitt)

Input

Reset—This input is a direct hardware reset on the processor.

When RESET is asserted low, the controller is initialized and placed

in the Reset state. A Schmitt trigger input is used for noise immunity.

When the RESET pin is deasserted, the initial chip operating mode

is latched from the EXTBOOT pin. The internal reset signal will be

deasserted synchronous with the internal clocks, after a fixed

number of internal clocks.

To ensure a complete hardware reset, RESET and TRST should be

asserted together. The only exception occurs in a debugging

environment when a hardware device reset is required and it is

necessary not to reset the OnCE/JTAG module. In this case, assert

RESET, but do not assert TRST.

EXTBOOT

Input

(Schmitt)

Input

External Boot—This input is tied to VDD to force device to boot from

off-chip memory. Otherwise, it is tied to VSS.

Table 2-10 Pulse Width Modulator (PWMA) Signals

No. of

Pins

Signal

Name

Signal

Type

State During

Reset

Signal Description

PWMA0

–5

Output

Tri-stated

PWMA0

–5— These are six PWMA output pins.

ISA0

–2

Input

(Schmitt)

Input

ISA0

–2— These three input current status pins are used for

top/bottom pulse width correction in complementary channel

operation for PWMA.

FAULTA0

–2

Input

(Schmitt)

Input

FAULTA0

–2— These three fault input pins are used for disabling

selected PWMA outputs in cases where fault conditions originate

off-chip.

Table 2-9 Interrupt and Program Control Signals (Continued)

No. of

Pins

Signal

Name

Signal

Type

State During

Reset

Signal Description

DSP56F803 데이터시트(PDF) 13 Page - Freescale Semiconductor, Inc

DSP56F803 데이터시트(HTML) 13 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52

데이터시트 다운로드

링크 URL