PC912XDP512F0MPVR datasheet(500/1348 Pages) FREESCALE

500 / 1348 page

Chapter 11 Serial Communication Interface (S12SCIV5)

MC9S12XDP512 Data Sheet, Rev. 2.21

500

Freescale Semiconductor

Figure 11-17 shows two cases of break detect. In trace RXD_1 the break symbol starts with the start bit,

while in RXD_2 the break starts in the middle of a transmission. If BRKDFE = 1, in RXD_1 case there

will be no byte transferred to the receive buffer and the RDRF ﬂag will not be modiﬁed. Also no framing

error or parity error will be ﬂagged from this transfer. In RXD_2 case, however the break signal starts later

during the transmission. At the expected stop bit position the byte received so far will be transferred to the

receive buffer, the receive data register full ﬂag will be set, a framing error and if enabled and appropriate

a parity error will be set. Once the break is detected the BRKDIF ﬂag will be set.

Figure 11-17. Break Detection if BRKDFE = 1 (M = 0)

11.4.5.4

Idle Characters

An idle character (or preamble) contains all logic 1s and has no start, stop, or parity bit. Idle character

length depends on the M bit in SCI control register 1 (SCICR1). The preamble is a synchronizing idle

character that begins the ﬁrst transmission initiated after writing the TE bit from 0 to 1.

If the TE bit is cleared during a transmission, the TXD pin becomes idle after completion of the

transmission in progress. Clearing and then setting the TE bit during a transmission queues an idle

character to be sent after the frame currently being transmitted.

NOTE

When queueing an idle character, return the TE bit to logic 1 before the stop

bit of the current frame shifts out through the TXD pin. Setting TE after the

stop bit appears on TXD causes data previously written to the SCI data

TDRE ﬂag is set and immediately before writing the next byte to the SCI

data register.

If the TE bit is clear and the transmission is complete, the SCI is not the

master of the TXD pin

Start Bit Position

Stop Bit Position

BRKDIF = 1

FE = 1

BRKDIF = 1

RXD_1

RXD_2

567

Zero Bit Counter

. . .

PC912XDP512F0MPVR 데이터시트(PDF) 500 Page - Freescale Semiconductor, Inc