PC912XDP512F0MPVR datasheet(705/1348 Pages) FREESCALE

705 / 1348 page

Chapter 19 S12X Debug (S12XDBGV2) Module

MC9S12XDP512 Data Sheet, Rev. 2.21

Freescale Semiconductor

707

19.3.1.10 Debug State Control Register 3 (DBGSCR3)

Read: Anytime

Write: Anytime when DBG not armed.

This register is visible at 0x0027 only with COMRV[1]=1. The state control register 3 selects the targeted

next state while in State3. The matches refer to the match channels of the comparator match control logic

as depicted in Figure 19-1 and described in Section 19.3.1.11.1, “Debug Comparator Control Register

Table 19-22. DBGSCR2 Field Descriptions

Field

Description

3–0

SC[3:0}

State Control Bits — These bits select the targeted next state while in State2, based upon the match event.

See Table 19-23.

The trigger priorities described in Table 19-38 dictate that in the case of simultaneous matches, the match on

the lower channel number ([0,1,2,3) has priority. The SC[3:0] encoding ensures that a match leading to ﬁnal

state has priority over all other matches.

Table 19-23. State2 Sequencer Next State Selection

SC[3:0]

Description

0000

Any match triggers to state1

0001

Any match triggers to state3

0010

Any match triggers to ﬁnal state

0011

Match3 triggers to State1....... Other matches have no effect

0100

Match3 triggers to State3....... Other matches have no effect

0101

Match3 triggers to ﬁnal state....... Other matches have no effect

0110

Match0 triggers to State1....... Match1 triggers to State3....... Other matches have no effect

0111

Match1 triggers to State3....... Match0 triggers ﬁnal state....... Other matches have no effect

1000

Match0 triggers to State1....... Match2 triggers to State3....... Other matches have no effect

1001

Match2 triggers to State3....... Match0 triggers ﬁnal state....... Other matches have no effect

1010

Match1 triggers to State1....... Match3 triggers to State3....... Other matches have no effect

1011

Match3 triggers to State3....... Match1 triggers ﬁnal state....... Other matches have no effect

1100

Reserved

1101

Reserved

1110

Reserved

1111

Reserved

0x0027

76543210

0000

SC3

SC2

SC1

SC0

Reset

00000000

Unimplemented or Reserved

Figure 19-12. Debug State Control Register 3 (DBGSCR3)

PC912XDP512F0MPVR 데이터시트(PDF) 705 Page - Freescale Semiconductor, Inc

PC912XDP512F0MPVR 데이터시트(HTML) 705 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL