PC912XDP512F0MPVR datasheet(766/1348 Pages) FREESCALE

766 / 1348 page

Chapter 20 S12X Debug (S12XDBGV3) Module

MC9S12XDP512 Data Sheet, Rev. 2.21

768

Freescale Semiconductor

20.3.2.8.8

Debug Comparator Data Low Mask Register (DBGXDLM)

Read: Anytime

Write: Anytime when S12XDBG not armed.

20.4

Functional Description

This section provides a complete functional description of the S12XDBG module. If the part is in secure

mode, the S12XDBG module can generate breakpoints but tracing is not possible.

20.4.1

S12XDBG Operation

Arming the S12XDBG module by setting ARM in DBGC1 allows triggering, and storing of data in the

trace buffer and can be used to cause breakpoints to the S12XCPU or the XGATE module. The DBG

module is made up of four main blocks, the comparators, control logic, the state sequencer, and the trace

buffer.

The comparators monitor the bus activity of the S12XCPU and XGATE modules. Comparators can be

conﬁgured to monitor address and databus. Comparators can also be conﬁgured to mask out individual

data bus bits during a compare and to use R/W and word/byte access qualiﬁcation in the comparison. When

a match with a comparator register value occurs the associated control logic can trigger the state sequencer

to another state (see Figure 20-23). Either forced or tagged triggers are possible. Using a forced trigger,

the trigger is generated immediately on a comparator match. Using a tagged trigger, at a comparator match,

the instruction opcode is tagged and only if the instruction reaches the execution stage of the instruction

queue is a trigger generated. In the case of a transition to Final State, bus tracing is triggered and/or a

breakpoint can be generated. Tracing of both S12XCPU and/or XGATE bus activity is possible.

Independent of the state sequencer, a breakpoint can be triggered by the external TAGHI / TAGLO signals,

by an XGATE S/W breakpoint request or by writing to the TRIG bit in the DBGC1 control register.

Address: 0x002F

76543210

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

Reset

00000000

Figure 20-21. Debug Comparator Data Low Mask Register (DBGXDLM)

Table 20-35. DBGXDLM Field Descriptions

Field

Description

7–0

Bits[7:0]

Comparator Data Low Mask Bits — The Comparator data low mask bits control whether the selected

comparator compares the data bus bits [7:0] to the corresponding comparator data compare bits. This register

is available only for comparators A and C.

0 Do not compare corresponding data bit

1 Compare corresponding data bit

PC912XDP512F0MPVR 데이터시트(PDF) 766 Page - Freescale Semiconductor, Inc

PC912XDP512F0MPVR 데이터시트(HTML) 766 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL