| 전자부품 데이터시트 검색엔진 |
|
ADS58C48IPFPR 데이터시트(PDF) 15 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
ADS58C48IPFPR 데이터시트(HTML) 15 Page - Texas Instruments |
|
15 / 70 page ![]() T0108-01 t 1 t 3 t 2 PowerSupply AVDD,DRVDD RESET SEN ADS58C48 www.ti.com SLAS689 – MAY 2010 RESET TIMING Typical values at 25°C, min and max values across the full temperature range TMIN = –40°C to TMAX = 85°C, unless otherwise noted. PARAMETER TEST CONDITIONS MIN TYP MAX UNIT t1 Power-on delay Delay from power-up of AVDD and DRVDD to RESET pulse active 1 ms t2 Reset pulse width Pulse width of active RESET signal 10 ns 1 µs t3 Register write delay Delay from RESET disable to SEN active 100 ns NOTE: A high-going pulse on RESET pin is required in serial interface mode in case of initialization through hardware reset. Figure 8. Reset Timing Diagram Copyright © 2010, Texas Instruments Incorporated Submit Documentation Feedback 15 Product Folder Link(s) :ADS58C48 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |