CDCE706 datasheet(4/40 Pages) TI

4 / 40 page

5x6-Switch A

InputCLK

(PLL Bypass)

PLL1

PLL3

6x6-SwitchB

7-BitDivider

Programming

PLL2

Non-SSC

PLL2

w/SSC

B0335-01

CDCE706

SCAS815I – OCTOBER 2005 – REVISED NOVEMBER 2008 ........................................................................................................................................... www.ti.com

OUTPUT SWITCH MATRIX

TERMINAL FUNCTIONS

TERMINAL

I/O

DESCRIPTION

TSSOP20

NAME

NO.

Dependent on SMBus settings, CLK_IN0 is the crystal-oscillator input and can also be used as an

CLK_IN0

LVCMOS input or as positive differential signal inputs.

Depending on SMBus settings, CLK_IN1 serves as the crystal oscillator output or can be the

CLK_IN1

I/O

second LVCMOS input or the negative differential signal input.

GND

4, 8, 13, 17

Ground

User-programmable control input S0 (PLL bypass or power-down mode) or A0 (address bit 0), or

S0, A0,

CLK_SEL (selects one of two LVCMOS clock inputs), dependent on the SMBus settings; LVCMOS

CLK_SEL

inputs; internal pullup 150 k

Ω

User-programmable control input S1 (output enable/disable or all output low), A1 (address bit 1),

S1, A1

dependent on the SMBus settings; LVCMOS inputs; internal pullup 150 k

Ω

SCLOCK

Serial control clock input for SMBus controller; LVCMOS input

SDATA

I/O

Serial control data input/output for SMBus controller; LVCMOS input

VCC

3, 7

Power

3.3-V power supply for the device

VCCOUT1

Power

Power supply for outputs Y0, Y1

VCCOUT2

Power

Power supply for outputs Y2, Y3, Y4, Y5

11, 12, 15,

Y0 to Y5

LVCMOS outputs

16, 19, 20

Submit Documentation Feedback

Product Folder Link(s): CDCE706

CDCE706 데이터시트(PDF) 4 Page - Texas Instruments

CDCE706 데이터시트(HTML) 4 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40

데이터시트 다운로드

링크 URL