전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

XIO2001IPNP 데이터시트(PDF) 110 Page - Texas Instruments

Click here to check the latest version.
부품명 XIO2001IPNP
상세설명  PCI Express??to PCI Bus Translation Bridge
PDF  131 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI - Texas Instruments

XIO2001IPNP 데이터시트(HTML) 110 Page - Texas Instruments

Back Button XIO2001IPNP Datasheet HTML 106Page - Texas Instruments XIO2001IPNP Datasheet HTML 107Page - Texas Instruments XIO2001IPNP Datasheet HTML 108Page - Texas Instruments XIO2001IPNP Datasheet HTML 109Page - Texas Instruments XIO2001IPNP Datasheet HTML 110Page - Texas Instruments XIO2001IPNP Datasheet HTML 111Page - Texas Instruments XIO2001IPNP Datasheet HTML 112Page - Texas Instruments XIO2001IPNP Datasheet HTML 113Page - Texas Instruments XIO2001IPNP Datasheet HTML 114Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 110 / 131 page
background image
XIO2001
SCPS212D – MAY 2009 – REVISED JANUARY 2010
www.ti.com
Table 6-7. Serial IRQ Edge Control Register Description (continued)
BIT
FIELD NAME
ACCESS
DESCRIPTION
IRQ 3 edge mode
3(1)
IRQ3_MODE
RW
0 = Edge mode (default)
1 = Level mode
IRQ 2 edge mode
2(1)
IRQ2_MODE
RW
0 = Edge mode (default)
1 = Level mode
IRQ 1 edge mode
1(1)
IRQ1_MODE
RW
0 = Edge mode (default)
1 = Level mode
IRQ 0 edge mode
0(1)
IRQ0_MODE
RW
0 = Edge mode (default)
1 = Level mode
6.11 Serial IRQ Status Register
This register indicates when a level mode IRQ is signaled on the serial IRQ stream. After a level mode
IRQ is signaled, a write-back of 1b to the asserted IRQ status bit re-arms the interrupt. IRQ interrupts that
are defined as edge mode in the serial IRQ edge control register are not reported in this status register.
This register is an alias for the serial IRQ status register in the classic PCI configuration space (offset E4h,
see Section 4.74). See Table 4-48 for a complete description of the register contents.
Device control memory window register
4Ch
offset:
Register type:
Read/Clear
Default value:
0000h
BIT NUMBER
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
RESET STATE
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Table 6-8. Serial IRQ Status Register Description
BIT
FIELD NAME
ACCESS
DESCRIPTION
IRQ 15 asserted. This bit indicates that the IRQ15 has been asserted.
15(1)
IRQ15
RCU
0 = Deasserted
1 = Asserted
IRQ 14 asserted. This bit indicates that the IRQ14 has been asserted.
14(1)
IRQ14
RCU
0 = Deasserted
1 = Asserted
IRQ 13 asserted. This bit indicates that the IRQ13 has been asserted.
13(1)
IRQ13
RCU
0 = Deasserted
1 = Asserted
(1)
These bits are reset by a PCI Express reset (PERST), a GRST, or the internally-generated power-on reset.
110
Memory-Mapped TI Proprietary Register Space
Copyright © 2009–2010, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): XIO2001



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com