전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

PSD833F2 데이터시트(PDF) 85 Page - STMicroelectronics

부품명 PSD833F2
상세설명  Flash in-system programmable (ISP) peripherals for 8-bit MCUs, 5 V
PDF  128 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

PSD833F2 데이터시트(HTML) 85 Page - STMicroelectronics

Back Button PSD833F2 Datasheet HTML 81Page - STMicroelectronics PSD833F2 Datasheet HTML 82Page - STMicroelectronics PSD833F2 Datasheet HTML 83Page - STMicroelectronics PSD833F2 Datasheet HTML 84Page - STMicroelectronics PSD833F2 Datasheet HTML 85Page - STMicroelectronics PSD833F2 Datasheet HTML 86Page - STMicroelectronics PSD833F2 Datasheet HTML 87Page - STMicroelectronics PSD833F2 Datasheet HTML 88Page - STMicroelectronics PSD833F2 Datasheet HTML 89Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 85 / 128 page
background image
PSD8XXFX
Reset timing and device status at reset
Doc ID 7833 Rev 7
85/128
18
Reset timing and device status at reset
18.1
Power-up reset
Upon Power-up, the PSD requires a Reset (RESET) pulse of duration tNLNH-PO after VCC is
steady. During this period, the device loads internal configurations, clears some of the
registers and sets the Flash memory into operating mode. After the rising edge of Reset
(RESET), the PSD remains in the Reset mode for an additional period, tOPR, before the first
memory access is allowed.
The Flash memory is reset to the READ mode upon Power-up. Sector Select (FS0-FS7 and
CSBOOT0-CSBOOT3) must all be low, Write Strobe (WR, CNTL0) high, during Power On
Reset for maximum security of the data contents and to remove the possibility of a byte
being written on the first edge of Write Strobe (WR, CNTL0). Any Flash memory WRITE
cycle initiation is prevented automatically when VCC is below VLKO.
18.2
Warm reset
Once the device is up and running, the device can be reset with a pulse of a much shorter
duration, tNLNH.
The same tOPR period is needed before the device is operational after warm reset.
Figure 33 shows the timing of the Power-up and warm reset.
18.3
I/O pin, register and PLD status at Reset
Table 34 shows the I/O pin, register and PLD status during Power On Reset, warm reset and
Power-down mode. PLD outputs are always valid during warm reset, and they are valid in
Power On Reset once the internal PSD Configuration bits are loaded. This loading of PSD is
completed typically long before the VCC ramps up to operating level. Once the PLD is active,
the state of the outputs are determined by the PSDabel equations.
18.4
Reset of Flash memory erase and program cycles (on the
PSD834Fx)
A Reset (RESET) also resets the internal Flash memory state machine. During a Flash
memory program or erase cycle, Reset (RESET) terminates the cycle and returns the Flash
memory to the Read mode within a period of tNLNH-A.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com