전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

L6730 데이터시트(PDF) 35 Page - STMicroelectronics

부품명 L6730
상세설명  Adjustable step-down controller with synchronous rectification
PDF  52 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

L6730 데이터시트(HTML) 35 Page - STMicroelectronics

Back Button L6730 Datasheet HTML 31Page - STMicroelectronics L6730 Datasheet HTML 32Page - STMicroelectronics L6730 Datasheet HTML 33Page - STMicroelectronics L6730 Datasheet HTML 34Page - STMicroelectronics L6730 Datasheet HTML 35Page - STMicroelectronics L6730 Datasheet HTML 36Page - STMicroelectronics L6730 Datasheet HTML 37Page - STMicroelectronics L6730 Datasheet HTML 38Page - STMicroelectronics L6730 Datasheet HTML 39Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 35 / 52 page
background image
L6730 - L6730B
Application details
Doc ID 11938 Rev 3
35/52
6.4
Compensation network
The loop is based on a voltage mode control (Figure 29). The output voltage is regulated to
the internal/external reference voltage and scaled by the external resistor divider. The error
amplifier output VCOMP is then compared with the oscillator triangular wave to provide a
pulse-width modulated (PWM) with an amplitude of VIN at the PHASE node. This waveform
is filtered by the output filter. The modulator transfer function is the small signal transfer
function of VOUT/VCOMP. This function has a double pole at frequency FLC depending on the
L-Cout resonance and a zero at FESR depending on the output capacitor’s ESR. The DC
Gain of the modulator is simply the input voltage VIN divided by the peak-to-peak oscillator
voltage: VOSC.
The compensation network consists in the internal error amplifier, the impedance networks
ZIN (R3, R4 and C20) and ZFB (R5, C18 and C19). The compensation network has to
provide a closed loop transfer function with the highest 0dB crossing frequency to have
fastest transient response (but always lower than fsw/10) and the highest gain in DC
conditions to minimize the load regulation error. A stable control loop has a gain crossing the
Figure 29.
Compensation network
ZFB
ZIN



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com