| 전자부품 데이터시트 검색엔진 |
|
L6730 데이터시트(PDF) 44 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
L6730 데이터시트(HTML) 44 Page - STMicroelectronics |
|
44 / 52 page ![]() I/O Description L6730 - L6730B 44/52 Doc ID 11938 Rev 3 TP2 This test point is connected to the Tmask pin (see Table 4: Pin connection). TP3 This test point is connected to the S/O/U pin (see Chapter 5.10 on page 27). SYNCH This pin is connected to the synch pin of the controller (see Chapter 5.11 on page 28). PWRGD This pin is connected to the PGOOD pin of the controller. DIP SWITCH Different positions of the dip switch correspond to different settings of the multifunction pin (S/O/U) (CC/O/U). Table 12. Dip switch UVLO OVP SINK CC Vsou/VCCDR DIP switch State 5V Not latched Not 0 S7 A 5V Not latched Yes 0.2 S1-S7 B 5V Latched Not 0.3 S2-S7 C 5V Latched Yes 0.4 S3-S7 D 12V Not latched Not 0.5 S4-S7 E 12V Not latched Yes 0.6 S5-S7 F 12V Latched Not 0.7 S6-S7 G 12V Latched Yes 1 S1 H Table 11. I/O functions (continued) Symbol Function |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |