MCP3901 datasheet(37/62 Pages) MICROCHIP

37 / 62 page

DS22192D-page 37

MCP3901

6.7.1

CONTINUOUS WRITE

Both ADCs are powered up with their default

configurations, and begin to output DR pulses

immediately (RESET<1:0> and SHUTDOWN<1:0>

bits are off by default).

The default output codes for both ADCs are all zeros.

The default modulator output for both ADCs is ‘0011’

(corresponding to a theoretical zero voltage at the

inputs). The default phase is zero between the two

channels.

It is recommended to enter into ADC Reset mode for

both ADCs, just after power-up, because the desired

MCP3901 register configuration may not be the default

one, and in this case, the ADC would output undesired

data. Within the ADC Reset mode (RESET<1:0> = 11),

the user can configure the whole part with a single

communication. The write commands automatically

increment the address so that the user can start writing

the PHASE register and finish with the CONFIG2

The RESET<1:0> bits are in the CONFIG2 register to

allow exiting the Soft Reset mode, and have the whole

part configured and ready to run in only one command.

The following register sets are defined as groups:

The following register sets are defined as types:

6.8

Situations that Reset ADC Data

Immediately after the following actions, the ADCs are

temporarily reset in order to provide proper operation:

Change in PHASE register.

Change in the OSR setting.

Change in the PRESCALE setting.

Overwrite of the same PHASE register value.

Change in the CLKEXT bit in the CONFIG2

After these temporary Resets, the ADCs go back to the

normal operation with no need for an additional

command. These are also the settings where the DR

position is affected. The PHASE register can be used

to serially Soft Reset the ADCs, without using the

RESET bits in the Configuration register, if the same

value is written in the PHASE register.

FIGURE 6-7:

Recommended Configuration Sequence at Power-up.

TABLE 6-1:

Group

Addresses

ADC DATA CH0

0x00-0x02

ADC DATA CH1

0x03-0x05

MOD, PHASE, GAIN

0x06-0x08

CONFIG, STATUS

0x09-0x0B

TABLE 6-2:

Type

Addresses

ADC DATA

(both channels)

0x00-0x05

CONFIGURATION

0x06-0x0B

00011000

SCK

SDI

AVDD

11XXXXXX

CONFIG2 ADDR/W

CONFIG2

Optional Reset of Both ADCs

One Command for Writing Complete Configuration

PHASE ADDR/W

GAIN

STATUS/COM

CONFIG1

CONFIG2

PHASE

00001110

xxxxxxxx

MCP3901 데이터시트(PDF) 37 Page - Microchip Technology

MCP3901 데이터시트(HTML) 37 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62

데이터시트 다운로드

링크 URL