전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

MPC5673K 데이터시트(PDF) 10 Page - Freescale Semiconductor, Inc

부품명 MPC5673K
상세설명  Microcontroller is a 32-bit embedded controller designed for advanced
PDF  140 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  FREESCALE [Freescale Semiconductor, Inc]
홈페이지  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC5673K 데이터시트(HTML) 10 Page - Freescale Semiconductor, Inc

Back Button MPC5673K Datasheet HTML 6Page - Freescale Semiconductor, Inc MPC5673K Datasheet HTML 7Page - Freescale Semiconductor, Inc MPC5673K Datasheet HTML 8Page - Freescale Semiconductor, Inc MPC5673K Datasheet HTML 9Page - Freescale Semiconductor, Inc MPC5673K Datasheet HTML 10Page - Freescale Semiconductor, Inc MPC5673K Datasheet HTML 11Page - Freescale Semiconductor, Inc MPC5673K Datasheet HTML 12Page - Freescale Semiconductor, Inc MPC5673K Datasheet HTML 13Page - Freescale Semiconductor, Inc MPC5673K Datasheet HTML 14Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 140 page
background image
MPC5675K Microcontroller Data Sheet, Rev. 4
Preliminary—Subject to Change Without Notice
Overview
Freescale Semiconductor
10
•
Configurable bus speed modes
•
Support for 2 MB address space
•
Chip select and write/byte enable options as presented in the pin-muxing table in Section 2,
Package pinouts and signal descriptions
•
Configurable wait states (via chip selects)
•
Optional automatic CLKOUT gating to save power and reduce EMI
1.4.8
On-chip flash memory
•
Up to 2 MB Code flash memory with ECC
•
64 KB Data flash memory with ECC
•
Censorship protection scheme to prevent flash content visibility
•
Multiple block sizes to support features such as boot block, operating system block, and EEPROM
emulation
•
Read-while-write with multiple partitions
•
Parallel programming mode to support rapid end of line programming
•
Hardware programming state machine
1.4.9
Cache memory
•
Harvard architecture cache
•
16 KB instruction / 16 KB data
•
Four-way set-associative Harvard (instruction and data) 256-bit long cache
— Two 32-bit fetches per clock
— Eight-entry store buffer
— Way locking
— Supports tag and data parity
1.4.10
On-chip internal static RAM (SRAM)
•
Up to 512 KB general-purpose SRAM
•
ECC performs single-bit correction, double-bit error detection
— Address included in ECC checkbase
1.4.11
DRAM controller
The DRAM controller (available only on 473-pin devices) is a multi-port controller that monitors
incoming requests on the three AHB slave ports and decides (at each rising clock edge) what command
needs to be sent to the external DRAM.
The DRAM controller on this device supports the following types of memories:
•
Mobile DDR (mDDR)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com