SC667201MMG3 datasheet(87/120 Pages) FREESCALE

87 / 120 page

MPC5642A Microcontroller Data Sheet, Rev. 3.1

Freescale Semiconductor

Electrical characteristics

NOTE

The Nexus/JTAG Read/Write Access Control/Status Register (RWCS) write (to begin a

read access) or the write to the Read/Write Access Data Register (RWD) (to begin a write

access) does not actually begin its action until 1 JTAG clock (TCK) after leaving the JTAG

Update-DR state. This prevents the access from being performed and therefore will not

signal its completion via the READY (RDY) output unless the JTAG controller receives an

additional TCK. In addition, EVTI is not latched into the device unless there are clock

transitions on TCK.

The tool/debugger must provide at least one TCK clock for the EVTI signal to be

recognized by the MCU. When using the RDY signal to indicate the end of a Nexus

read/write access, ensure that TCK continues to run for at least one TCK after leaving the

Update-DR state. This can be just a TCK with TMS low while in the Run-Test/Idle state or

by continuing with the next Nexus/JTAG command. Expect the effect of EVTI and RDY

to be delayed by edges of TCK.

RDY is not available in all device packages.

4tTMSS, tTDIS CC D TMS, TDI Data Setup Time

—

5tTMSH, tTDIH CC D TMS, TDI Data Hold Time

—

6tTDOV

CC D TCK Low to TDO Data Valid

—

222

7tTDOI

CC D TCK Low to TDO Data Invalid

—

8tTDOHZ

CC D TCK Low to TDO High Impedance

—

9tJCMPPW

CC D JCOMP Assertion Time

100

—

tJCMPS

CC D JCOMP Setup Time to TCK Low

—

tBSDV

CC D TCK Falling Edge to Output Valid

—

tBSDVZ

CC D TCK Falling Edge to Output Valid out of High Impedance

—

tBSDHZ

CC D TCK Falling Edge to Output High Impedance

—

tBSDST

CC D Boundary Scan Input Valid to TCK Rising Edge

253

—ns

tBSDHT

CC D TCK Rising Edge to Boundary Scan Input Invalid

253

—ns

1 JTAG timing specified at V

DD = 1.14 V to 1.32 V, VDDEH = 4.75 V to 5.25 V with multi-voltage pads programmed to

Low-Swing mode, TA = TL to TH, CL = 30 pF, SRC = 0b11. These specifications apply to JTAG boundary scan only.

See Table 38 for functional specifications.

2 Pad delay is 8–10 ns. Remainder includes TCK pad delay, clock tree delay logic delay and TDO output pad delay.

3 For 20 MHz TCK.

Table 37. JTAG pin AC electrical characteristics1 (continued)

Symbol

Characteristic

Value

Unit

Min

Max

SC667201MMG3 데이터시트(PDF) 87 Page - Freescale Semiconductor, Inc

SC667201MMG3 데이터시트(HTML) 87 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL