| 전자부품 데이터시트 검색엔진 |
|
Programmer 데이터시트(PDF) 6 Page - Cypress Semiconductor |
|
|
|||||||||||||||||||||||||||||
Programmer 데이터시트(HTML) 6 Page - Cypress Semiconductor |
|
6 / 15 page ![]() CY25200 Document Number: 38-07633 Rev. *H Page 6 of 15 Spread Percentage (SSCLK1 to SSCLK6 Outputs) The SSCLK frequency is programmed to a percentage value from ±0.25% to ±2.5% for center spread and from –0.5% to –5.0% down spread. The granularity is 0.25%. Modulation Frequency The default modulation frequency is 31.5 kHz. Other modulation frequencies available via the configuration software are 30.1 kHz and 32.9 kHz. Figure 3. Using Clock Select, CLKSEL Control Pin Configuration Pinout Table 4. Using Clock Select, CLKSEL Control Pin Input Frequency (MHz) CLKSEL (Pin 4) SSCLK1 (Pin 7) SSCLK2 (Pin 8) SSCLK3 (Pin 9) SSCLK4 (Pin 12) REFOUT (Pin 14) REFOUT (Pin 15) 14.318 CLKSEL = 0 33.33 33.33 33.33 33.33 14.318 14.318 CLKSEL = 1 66.66 66.66 66.66 66.66 14.318 14.318 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 VSS VSSL SSON 33.33/66.66 MHz 14.318 MHz XOUT VDD CLKSEL AVSS 33.33/66.66 MHz REFOUT(14.318 MHz) REFOUT(14.318MHz) AVDD VDDL 33.33/66.66 MHz 33.33/66.66 MHz [+] Feedback |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |