| 전자부품 데이터시트 검색엔진 |
|
ADS5294IPFPR 데이터시트(PDF) 44 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
ADS5294IPFPR 데이터시트(HTML) 44 Page - Texas Instruments |
|
44 / 67 page ![]() ADCLKp LCLKp OUTp ADCLKp LCLKp OUTp PHASE_DDR<1:0> = 00 ADCLKp LCLKp OUTp PHASE_DDR<1:0> = 10 ADCLKp LCLKp OUTp PHASE_DDR<1:0> = 01 PHASE_DDR<1:0> = 11 ADCLKp LCLKp OUTp PHASE_DDR<1:0> = 10 ADS5294 SLAS776B – NOVEMBER 2011 – REVISED JULY 2012 www.ti.com Where k is set as described by the HPF_corner registers (one for each channel). Also the HPF_EN bit in each register needs to be set to enable the HPF feature for each channel. BIT CLOCK PROGRAMMABILITY ADDR. D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 NAME (HEX) 42 X X PHASE_DDR<1:0> 46 1 X EN_SDR 46 1 X FALL_SDR The output interface of the ADS5294 is normally a DDR interface, with the LCLK rising edge and falling edge transitions in the middle of alternate data windows. This default phase is shown in Figure 51. Figure 51. Default Phase of LCLK The phase of LCLK can be programmed relative to the output frame clock and data using bits PHASE_DDR<1:0>. The LCLK phase modes are shown in Figure 52. Figure 52. Phase Programmability Modes for LCLK 44 Submit Documentation Feedback Copyright © 2011–2012, Texas Instruments Incorporated Product Folder Link(s) :ADS5294 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |