전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

DAC1282IPW 데이터시트(PDF) 34 Page - Texas Instruments

Click here to check the latest version.
부품명 DAC1282IPW
상세설명  LOW DISTORTION DIGITAL-TO-ANALOG CONVERTER FOR SEISMIC
PDF  43 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI1 [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI1 - Texas Instruments

DAC1282IPW 데이터시트(HTML) 34 Page - Texas Instruments

Back Button DAC1282IPW Datasheet HTML 30Page - Texas Instruments DAC1282IPW Datasheet HTML 31Page - Texas Instruments DAC1282IPW Datasheet HTML 32Page - Texas Instruments DAC1282IPW Datasheet HTML 33Page - Texas Instruments DAC1282IPW Datasheet HTML 34Page - Texas Instruments DAC1282IPW Datasheet HTML 35Page - Texas Instruments DAC1282IPW Datasheet HTML 36Page - Texas Instruments DAC1282IPW Datasheet HTML 37Page - Texas Instruments DAC1282IPW Datasheet HTML 38Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 34 / 43 page
background image
DAC1282
SBAS490
– DECEMBER 2011
www.ti.com
N: Sine Frequency N Register (Address = 03h)
7
6
5
4
3
2
1
0
N7
N6
N5
N4
N3
N2
N1
N0
Bits[7:0]
N[7:0]: N register
These bits control the output frequency; see Equation 1.
DCG0: DC Mode Digital Gain Byte 0, Least Significant Byte (Address = 04h)
7
6
5
4
3
2
1
0
DCG7
DCG6
DCG5
DCG4
DCG3
DCG2
DCG1
DCG0
DCG1: DC Mode Digital Gain Byte 1, Mid Byte (Address = 05h)
7
6
5
4
3
2
1
0
DCG15
DCG14
DCG13
DCG12
DCG11
DCG10
DCG9
DCG8
DCG2: DC Mode Digital Gain Byte 2, Most Significant Byte (Address = 06h)
7
6
5
4
3
2
1
0
DCG23
DCG22
DCG21
DCG20
DCG19
DCG18
DCG17
DCG16
Bits[7:0]
DCG[23:0]: DC mode digital gain setting
The DCG0, DCG1, and DCG2 register bytes set the digital gain in dc mode; see Table 5.
PULSA: Pulse Level A Byte (Address = 07h)
7
6
5
4
3
2
1
0
0
0
0
PULSA4
PULSA3
PULSA2
PULSA1
PULSA0
Bits[7:5]
Reserved
Always write '0'.
Bits[4:0]
PULSA[4:0]: Pulse level A bits
These bits create pulse level A. (Selected output when SYNC is low.)
The PULSA and PULSB registers set two independent levels that can be used to provide pulse output. The
SYNC pin selects either level PULSA or level PULSB as the DAC output. The pulse amplitude resolution is
programmable in discrete steps, as shown in Table 6. Note that the pulse level value is independent of the
RANGE[2:0] setting.
PULSB: Pulse Level B Byte (Address = 08h)
7
6
5
4
3
2
1
0
0
0
0
PULSB4
PULSB3
PULSB2
PULSB1
PULSB0
Bits[7:5]
Reserved
Always write '0'.
Bits[4:0]
PULSB[4:0]: Pulse level B bits
These bits create pulse level B.
The PULSA and PULSB registers set two independent levels that can be used to provide pulse output. The
SYNC pin selects either level PULSA or level PULSB as the DAC output. The pulse amplitude resolution is
programmable in discrete steps; see Table 6. Note that the pulse level value is independent of the RANGE[2:0]
setting.
34
Submit Documentation Feedback
Copyright
© 2011, Texas Instruments Incorporated
Product Folder Link(s): DAC1282



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com