전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

SN8P1602A 데이터시트(PDF) 49 Page - SONiX Technology Company

부품명 SN8P1602A
상세설명  8-Bit Micro-Controller
PDF  76 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  SONIX [SONiX Technology Company]
홈페이지  http://www.sonix.com.tw
Logo SONIX - SONiX Technology Company

SN8P1602A 데이터시트(HTML) 49 Page - SONiX Technology Company

Back Button SN8P1602A Datasheet HTML 45Page - SONiX Technology Company SN8P1602A Datasheet HTML 46Page - SONiX Technology Company SN8P1602A Datasheet HTML 47Page - SONiX Technology Company SN8P1602A Datasheet HTML 48Page - SONiX Technology Company SN8P1602A Datasheet HTML 49Page - SONiX Technology Company SN8P1602A Datasheet HTML 50Page - SONiX Technology Company SN8P1602A Datasheet HTML 51Page - SONiX Technology Company SN8P1602A Datasheet HTML 52Page - SONiX Technology Company SN8P1602A Datasheet HTML 53Page - SONiX Technology Company Next Button
Zoom Inzoom in Zoom Outzoom out
 49 / 76 page
background image
SN8P1602B
8-Bit Micro-Controller
SONiX TECHNOLOGY CO., LTD
Page 49
Version 1.1
8
8
8 TIMERS
WATCHDOG TIMER (WDT)
The watchdog timer (WDT) is a binary up counter designed for monitoring program execution. If the program goes into
the unknown status by noise interference, WDT overflow signal raises and resets MCU. The instruction that clears the
watchdog timer (“ B0BSET
FWDRST “) should be executed within a certain period. If an instruction that clears the
watchdog timer is not executed within the period and the watchdog timer overflows, reset signal is generated and
system is restarted.
0CAH
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
OSCM
WTCKS
WDRST
0
CPUM1
CPUM0
CLKMD
STPHX
0
Read/Write
R/W
R/W
-
R/W
R/W
R/W
R/W
-
After reset
0
0
-
0
0
0
0
-
WDRST: Watchdog timer reset bit. 0 = Non reset, 1 = clear the watchdog timer counter.
WTCKS: Watchdog clock source select bit 0 = Fcpu, 1 = internal RC low clock.
Watchdog timer overflow table.
WTCKS
CLKMD
Code Option
Watchdog Timer Overflow Time
0
0
4M_X’tal / 12M_X’tal / RC
1 / ( Fcpu
÷ 214 ÷ 16 ) = 293 ms, Fosc=3.58MHz
0
0
32K_X’tal
1 / ( Fcpu
÷ 28 ÷ 16 ) = 500 ms, Fosc=32768Hz
0
1
-
1 / ( Fcpu
÷ 214 ÷ 16 ) = 65.5s, Fosc=16KHz@3V
1
-
-
1 / ( 16K
÷ 512 ÷ 16 ) ~ 0.5s @3V
-
-
Enable Int_16K_RC
1 / ( 16K
÷ 512 ÷ 16 ) ~ 0.5s @3V
Note: The watchdog timer can be enabled or disabled by the code option. If disabled, the watchdog
timer can also be served as fixed-period timer by checking the NT0 flag.
Example: An operation of watchdog timer is as following. To clear the watchdog timer counter in the top
of the main routine of the program.
Main:
B0BSET
FWDRST
; Clear the watchdog timer counter.
.
.
CALL
SUB1
CALL
SUB2
.
.
.
.
.
.
JMP
MAIN



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com