전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

TNETX3151PGV 데이터시트(PDF) 30 Page - Texas Instruments

부품명 TNETX3151PGV
상세설명  ThunderSWITCHE 12/3 ETHERNETE SWITCH WITH 12 10-MBIT/S PORTS AND 3 10-/100-MBIT/S PORTS
PDF  65 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI1 [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI1 - Texas Instruments

TNETX3151PGV 데이터시트(HTML) 30 Page - Texas Instruments

Back Button TNETX3151PGV Datasheet HTML 26Page - Texas Instruments TNETX3151PGV Datasheet HTML 27Page - Texas Instruments TNETX3151PGV Datasheet HTML 28Page - Texas Instruments TNETX3151PGV Datasheet HTML 29Page - Texas Instruments TNETX3151PGV Datasheet HTML 30Page - Texas Instruments TNETX3151PGV Datasheet HTML 31Page - Texas Instruments TNETX3151PGV Datasheet HTML 32Page - Texas Instruments TNETX3151PGV Datasheet HTML 33Page - Texas Instruments TNETX3151PGV Datasheet HTML 34Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 30 / 65 page
background image
TNETX3151
ThunderSWITCH
™ 12/3 ETHERNET™ SWITCH
WITH 12 10-MBIT/S PORTS AND 3 10-/100-MBIT/S PORTS
SPWS048A – MARCH 1998 – REVISED APRIL 1999
30
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
Table 10. 10-Mbit/s Interface Connections
TNETX3151
TERMINAL
TNETE2008
TERMINAL
THxCLK
←
IFCLK
THxSYNC
←
IFSYNC
THxCOL
←
IFCOL
THxCRS
←
IFCRS
THxLINK
←
IFLINK
THxRXD3
←
IFRXD3
THxRXD2
←
IFRXD2
THxRXD1
←
IFRXD1
THxRXD0
←
IFRXD0
THxRXDV
←
IFRXDV
THxTXD3
→
IFTXD3
THxTXD2
→
IFTXD2
THxTXD1
→
IFTXD1
THxTXD0
→
IFTXD0
THxTXEN
→
IFTXEN
THxRENEG
→
IFFORCEHD
Where x = 1 or 2
The time multiplexing of this interface is shown in Figure 5. The interface runs synchronous to the
PHY-generated 20-MHz clock IFCLK. The MAC-to-PHY information for the first port in each group of eight (i.e.,
port 00, port 08, or port 16) is presented on the interface when the THxSYNC terminal is high. The next clock
cycle that the interface carries is the information for the second port. This process continues for all eight ports,
each using the interface for one cycle. When all ports have been processed in this manner, the sequence
resumes with the first port and again when the THxSYNC signal is asserted.
To improve latency-related issues, the PHY-to-MAC data are skewed by two slots, allowing the MAC to respond
to the input signals from the PHY in the same 400-ns cycle, rather than waiting for the next 400-ns cycle (which
would be the case if the signals were not skewed).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com