전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

TNETX3151PGV 데이터시트(PDF) 36 Page - Texas Instruments

부품명 TNETX3151PGV
상세설명  ThunderSWITCHE 12/3 ETHERNETE SWITCH WITH 12 10-MBIT/S PORTS AND 3 10-/100-MBIT/S PORTS
PDF  65 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI1 [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI1 - Texas Instruments

TNETX3151PGV 데이터시트(HTML) 36 Page - Texas Instruments

Back Button TNETX3151PGV Datasheet HTML 32Page - Texas Instruments TNETX3151PGV Datasheet HTML 33Page - Texas Instruments TNETX3151PGV Datasheet HTML 34Page - Texas Instruments TNETX3151PGV Datasheet HTML 35Page - Texas Instruments TNETX3151PGV Datasheet HTML 36Page - Texas Instruments TNETX3151PGV Datasheet HTML 37Page - Texas Instruments TNETX3151PGV Datasheet HTML 38Page - Texas Instruments TNETX3151PGV Datasheet HTML 39Page - Texas Instruments TNETX3151PGV Datasheet HTML 40Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 36 / 65 page
background image
TNETX3151
ThunderSWITCH
™ 12/3 ETHERNET™ SWITCH
WITH 12 10-MBIT/S PORTS AND 3 10-/100-MBIT/S PORTS
SPWS048A – MARCH 1998 – REVISED APRIL 1999
36
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
SDRAM interface (continued)
Table 14. TNETX3151 Terminal Interface to SDRAMs
TERMINALS
SDRAM TERMINAL FUNCTION
TNETX3151
SDRAM
SDRAM TERMINAL FUNCTION
DA13
A13
Row/bank address (64-M SDRAMs only)
DA12
A12
Row/bank address (64-M SDRAMs only)
DA11
A11
Row/bank address
DA10
A10
Row address/auto-precharge select
DA09
A9
Row address
DA08
A8
Row address/column address (
× 8 only)
DA07
A7
Row address/column address
DA06
A6
Row address/column address
DA05
A5
Row address/column address
DA04
A4
Row address/column address
DA03
A3
Row address/column address
DA02
A2
Row address/column address
DA01
A1
Row address/column address
DA00
A0
Row address/column address
DRAS
RAS
Row address strobe
DCAS
CAS
Column address strobe
DW
W
Write enable
DCLK
CLK
Clock
DD31–DD16
DQ15–DQ0
SDRAM1. Data I/O (
× 16 SDRAMs)
DD15–DD00
DQ15–DQ0
SDRAM0
DD31–DD24
DQ7–DQ0
SDRAM3. Data I/O (
× 8 SDRAMs)
DD23–DD16
DQ7–DQ0
SDRAM2
DD15–DD08
DQ7–DQ0
SDRAM1
DD07–DD00
DQ7–DQ0
SDRAM0
DA13 and DA12 should be left unconnected if 16M-bit SDRAMs are used. The remaining functional SDRAM
terminals that are not directly controlled by the SDRAM interface should be tied off from the external system
during operation (see Table 15).
Table 15. SDRAM Terminals Not Driven by the TNETX3151
HELD
SDRAM
TERMINAL
SDRAM
TERMINAL FUNCTION
Low
CS
Chip select
High
CKE
CLK enable
Low
DQM
Data mask (
× 8 SDRAMs)
Low
DQML
Data mask (
× 16 SDRAMs)
Low
DQMU
Data mask (
× 16 SDRAMs)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com