TNETX3151PGV datasheet(54/65 Pages) TI1

54 / 65 page

TNETX3151

ThunderSWITCH

™ 12/3 ETHERNET™ SWITCH

WITH 12 10-MBIT/S PORTS AND 3 10-/100-MBIT/S PORTS

SPWS048A – MARCH 1998 – REVISED APRIL 1999

POST OFFICE BOX 655303

• DALLAS, TEXAS 75265

10-/100-Mbit/s transmit ports (12, 13, and 14)

timing requirements (see Figure 14)†

NO.

MIN

MAX

UNIT

tc(MxxTCLK)

Cycle time, MxxTCLK

tw(MxxTCLKL)

Pulse duration, MxxTCLK low

tw(MxxTCLKH)

Pulse duration, MxxTCLK high

† xx = ports 12, 13, and 14

operating characteristics over recommended operating conditions (see Note 8 and Figure 14)†

NO.

PARAMETER

MIN

MAX

UNIT

td(MxxTXD)

Delay time, from MxxTCLK

↑ to MxxTXD3–MxxTXD0 valid

td(MxxTXEN)

Delay time, from MxxTCLK

↑ to MxxTXEN valid

td(MxxTXER)

Delay time, from MxxTCLK

↑ to MxxTXER valid

† xx = ports 12, 13, and 14

NOTE 8: Both MxxCRS and MxxCOL are driven asynchronously by the PHY. MxxTXD3–MxxTXD0 is driven by the reconciliation sublayer

synchronous to the MxxTCLK. MxxTXEN is asserted and deasserted by the reconciliation sublayer synchronous to the MxxTCLK rising

edge. MxxTXER is driven synchronous to the rising edge of MxxTCLK.

MxxTXD3–MxxTXD0

MxxTXEN

MxxTXER

(outputs)

MxxTCLK

(input)

Figure 14. 10-/100-Mbit/s Transmit Ports

TNETX3151PGV 데이터시트(PDF) 54 Page - Texas Instruments

TNETX3151PGV 데이터시트(HTML) 54 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65

데이터시트 다운로드

링크 URL