| 전자부품 데이터시트 검색엔진 |
|
TNETE110A 데이터시트(PDF) 18 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TNETE110A 데이터시트(HTML) 18 Page - Texas Instruments |
|
18 / 24 page ![]() ThunderLAN ™ TNETE110A PCI ETHERNET ™ CONTROLLER SINGLE-CHIP 10 BASE-T SPWS022A – APRIL 1996 – REVISED NOVEMBER 1996 18 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443 timing requirements for management data I/O (MDIO) (see Figure 3 and Figure 5) MIN MAX UNIT ta(MDCLKH-MDIOV) Access time, MDIO valid from MDCLK high (see Note 20) 0 300 ns switching characteristics for management data I/O (MDIO) (see Figure 6) PARAMETER MIN MAX UNIT tsu(MDIOV-MDCLKH) Setup time, MDIO valid to MDCLK high (see Note 21) 10 ns th(MDCLKH-MDIOX) Hold time, MDCLK high to MDIO changing (see Note 21) 10 ns NOTES: 20. When the MDIO signal is sourced by the PMI /PHY, it is sampled by TNETE110A synchronous to the rising edge of MDCLK. 21. MDIO is a bidirectional signal that can be sourced by TNETE110A or the PMI /PHY. When TNETE110A sources the MDIO signal, TNETE110A asserts MDIO synchronous to the rising edge of MDCLK. ta(MDCLKH-MDIOV) MDCLK MDIO Figure 5. Management Data I/O Timing (Sourced by PHY) tsu(MDIOV-MDCLKH) th(MDCLKH-MDIOX) MDCLK MDIO Figure 6. Management Data I/O Timing (Sourced by TNETE110A) |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |