전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

STULPI01A 데이터시트(PDF) 18 Page - STMicroelectronics

부품명 STULPI01A
상세설명  High-speed USB On-The-Go ULPI transceiver
PDF  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STULPI01A 데이터시트(HTML) 18 Page - STMicroelectronics

Back Button STULPI01A_12 Datasheet HTML 14Page - STMicroelectronics STULPI01A_12 Datasheet HTML 15Page - STMicroelectronics STULPI01A_12 Datasheet HTML 16Page - STMicroelectronics STULPI01A_12 Datasheet HTML 17Page - STMicroelectronics STULPI01A_12 Datasheet HTML 18Page - STMicroelectronics STULPI01A_12 Datasheet HTML 19Page - STMicroelectronics STULPI01A_12 Datasheet HTML 20Page - STMicroelectronics STULPI01A_12 Datasheet HTML 21Page - STMicroelectronics STULPI01A_12 Datasheet HTML 22Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 44 page
background image
Block description
STULPI01A, STULPI01B
18/44
Doc ID 14817 Rev 4
6
Block description
The STULPI01 integrates a comparator for the VBUS, ID line detector, differential HS data
driver, differential and single-ended receivers, low dropout voltage regulators, and control
logic.
The STULPI01 provides a complete solution for the connection of a digital USB
host/device/OTG controller to a USB bus.
6.1
Oscillator and PLL
An external clock (digital square wave VDVIO referred) driven into XI must be used (version
STULPI01A or STULPI01B).
The PLL internally produces all frequencies needed for operation:
●
60-MHz clock for the UTMI core and ULPI interface controller
●
1.5 MHz for low-speed USB data
●
12 MHz for full-speed USB data
●
480 MHz for high-speed USB data
●
Other internal frequencies for data conversion and data recovery.
6.2
Voltage reference
This block provides the precise reference voltage needed by the internal circuit.
It requires a 12 k
Ω +/- 1% resistor connected to the RREF pin.
6.3
Power-on reset (POR)
The power-on reset circuit generates a reset pulse upon power-up which is used to initialize
the entire digital logic. Power-on reset senses the V3V3V and V1V2V voltage.
During the power-on reset pulse, the ULPI pins are in a high impedance state with pull-
down/pull-up resistors disabled.
6.4
UTMI + core
This is the digital heart of the chip and performs the bit-stuffing, NRZI decoding and serial to
parallel conversion during receive and the reverse operation during transmit for HS and
FS/LS.
6.5
ULPI wrapper
This implements the ULPI related protocol and conversion from UTMI+ to ULPI interface.
This block also implements the interrupt logic and complete ULPI register set.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com