LPC81XM datasheet(48/67 Pages) NXP

48 / 67 page

LPC81xM

All information provided in this document is subject to legal disclaimers.

Objective data sheet

Rev. 1.0 — 7 November 2012

48 of 67

NXP Semiconductors

LPC81xM

32-bit ARM Cortex-M0+ microcontroller

[1]

Tcy(clk) = <tbd>.

[2]

Tcy(clk) = 12  Tcy(PCLK).

SPI slave (in SPI mode)

Tcy(PCLK)

PCLK cycle time

<tbd>

tDS

data set-up time

in SPI mode

[2]

<tbd>

tDH

data hold time

in SPI mode

2.4 V

 V

DD  3.6 V

[2]

<tbd>

2.0 V

 V

DD < 2.4 V

<tbd>

1.8 V

 V

DD < 2.0 V

<tbd>

tv(Q)

data output valid time in SPI mode

[2]

<tbd>

th(Q)

data output hold time in SPI mode

[2]

<tbd>

Table 18.

Dynamic characteristics of SPI pins

Tamb = 40 C to 85 C; CL = <tbd>; 1.8 V <= VDD <= 3.6 V. Simulated parameters; values guaranteed by design.

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

Pin names SCK, MISO, and MOSI refer to pins for both SPI peripherals, SPI0 and SPI1.

Fig 28. SPI master timing in SPI mode

6&.&32/

026,

0,62

7F\FON

WFON+

WFON/

W'6

W'+

WY4

'$7$ 9$/,'

WK4

6&.&32/

'$7$ 9$/,'

026,

0,62

W'6

W'+

'$7$ 9$/,'

WK4

'$7$ 9$/,'

WY4

&3+$

DDD

LPC81XM 데이터시트(PDF) 48 Page - NXP Semiconductors

LPC81XM 데이터시트(HTML) 48 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67

데이터시트 다운로드

링크 URL