전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

WM8904ECS/R 데이터시트(PDF) 36 Page - Wolfson Microelectronics plc

부품명 WM8904ECS/R
상세설명  Ultra Low Power CODEC for Portable Audio Applications
PDF  188 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  WOLFSON [Wolfson Microelectronics plc]
홈페이지  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8904ECS/R 데이터시트(HTML) 36 Page - Wolfson Microelectronics plc

Back Button WM8904ECS/R Datasheet HTML 32Page - Wolfson Microelectronics plc WM8904ECS/R Datasheet HTML 33Page - Wolfson Microelectronics plc WM8904ECS/R Datasheet HTML 34Page - Wolfson Microelectronics plc WM8904ECS/R Datasheet HTML 35Page - Wolfson Microelectronics plc WM8904ECS/R Datasheet HTML 36Page - Wolfson Microelectronics plc WM8904ECS/R Datasheet HTML 37Page - Wolfson Microelectronics plc WM8904ECS/R Datasheet HTML 38Page - Wolfson Microelectronics plc WM8904ECS/R Datasheet HTML 39Page - Wolfson Microelectronics plc WM8904ECS/R Datasheet HTML 40Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 36 / 188 page
background image
WM8904
Pre-Production
w
PP, Rev 3.3, September 2012
36
INPUT PGA ENABLE
The input PGAs (Programmable Gain Amplifiers) and Multiplexers are enabled using register bits
INL_ENA and INR_ENA, as shown in Table 1.
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R12 (0Ch)
Power
Management
0
1
INL_ENA
0
Left Input PGA Enable
0 = disabled
1 = enabled
0
INR_ENA
0
Right Input PGA Enable
0 = disabled
1 = enabled
Table 1 Input PGA Enable
To enable the input PGAs, the reference voltage VMID and the bias current must also be enabled.
See Reference Voltages and Master Bias for details of the associated controls VMID_RES and
BIAS_ENA.
INPUT PGA CONFIGURATION
The analogue input channels can each be configured in three different modes, which are as follows:
Single-Ended Mode (Inverting)
Differential Line Mode
Differential Mic Mode
The mode is selected by the L_MODE and R_MODE fields for the Left and Right channels
respectively. The input pins are selected using the L_IP_SEL_N and L_IP_SEL_P fields for the Left
channel and the R_IP_SEL_N and R_IP_SEL_P for the Right channel. In Single-Ended mode,
L_IP_SEL_N alone determines the Left Input pin, and the R_IP_SEL_N determines the Right Input
pin.
The three modes are illustrated in Figure 21, Figure 22 and Figure 23. It should be noted that the
available gain and input impedance varies between configurations (see also “Electrical
Characteristics”). The input impedance is constant with PGA gain setting.
The Input PGA modes are selected and configured using the register fields described in Table 2
below.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com