전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

WM8904ECS/R 데이터시트(PDF) 131 Page - Wolfson Microelectronics plc

부품명 WM8904ECS/R
상세설명  Ultra Low Power CODEC for Portable Audio Applications
PDF  188 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  WOLFSON [Wolfson Microelectronics plc]
홈페이지  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8904ECS/R 데이터시트(HTML) 131 Page - Wolfson Microelectronics plc

Back Button WM8904ECS/R Datasheet HTML 127Page - Wolfson Microelectronics plc WM8904ECS/R Datasheet HTML 128Page - Wolfson Microelectronics plc WM8904ECS/R Datasheet HTML 129Page - Wolfson Microelectronics plc WM8904ECS/R Datasheet HTML 130Page - Wolfson Microelectronics plc WM8904ECS/R Datasheet HTML 131Page - Wolfson Microelectronics plc WM8904ECS/R Datasheet HTML 132Page - Wolfson Microelectronics plc WM8904ECS/R Datasheet HTML 133Page - Wolfson Microelectronics plc WM8904ECS/R Datasheet HTML 134Page - Wolfson Microelectronics plc WM8904ECS/R Datasheet HTML 135Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 131 / 188 page
background image
Pre-Production
WM8904
w
PP, Rev 3.3, September 2012
131
SHUTDOWN SEQUENCE
The Shutdown sequence is initiated by writing 0119h to Register R111 (6Fh). This single operation
starts the Control Write Sequencer at Index Address 25 (19h) and executes the sequence defined in
Table 89.
For typical clocking configurations with MCLK=12.288MHz, this sequence takes approximately 350ms
to run.
WSEQ
INDEX
REGISTER
ADDRESS
WIDTH
START
DATA
DELAY
EOS
DESCRIPTION
25 (19h)
R94 (5Eh)
8 bits
Bit 0
77h
0h
0b
LINEOUTL_RMV_SHORT = 0
LINEOUTR_RMV_SHORT = 0
(delay = 0.5625ms)
26 (1Ah)
R90 (5Ah)
8 bits
Bit 0
77h
0h
0b
HPL_RMV_SHORT = 0
HPR_RMV_SHORT = 0
(delay = 0.5625ms)
27 (1Bh)
R90 (5Ah)
8 bits
Bit 0
00h
0h
0b
HPL_ENA_OUTP = 0
HPL_ENA_DLY = 0
HPL_ENA = 0
HPR_ENA_OUTP = 0
HPR_ENA_DLY = 0
HPR_ENA = 0
(delay = 0.5625ms)
28 (1Ch)
R94 (5Eh)
8 bits
Bit 0
00h
0h
0b
LINEOUTL_ENA_OUTP = 0
LINEOUTL_ENA_DLY = 0
LINEOUTL_ENA = 0
LINEOUTR_ENA_OUTP = 0
LINEOUTR_ENA_DLY = 0
LINEOUTR_ENA = 0
(delay = 0.5625ms)
29 (1Dh)
R67 (43h)
4 bits
Bit 0
00h
0h
0b
DCS_ENA_CHAN_0 = 0
DCS_ENA_CHAN_1 = 0
DCS_ENA_CHAN_2 = 0
DCS_ENA_CHAN_3 = 0
(delay = 0.5625ms)
30 (1Eh)
R98 (62h)
1 bit
Bit 0
00h
0h
0b
CP_ENA = 0
(delay = 0.5625ms)
31 (1Fh)
R18 (12h)
2 bits
Bit 2
00h
0h
0b
DACL_ENA = 0
DACR_ENA = 0
(delay = 0.5625ms)
32 (20h)
R22 (16h)
1 bit
Bit 1
00h
0h
0b
CLK_DSP_ENA = 0
(delay = 0.5625ms)
33 (21h)
R14 (0Eh)
2 bits
Bit 0
00h
0h
0b
HPL_PGA_ENA = 0
HPR_PGA_ENA = 0
(delay = 0.5625ms)
34 (22h)
R15 (0Fh)
2 bits
Bit 0
00h
0h
0b
LINEOUTL_PGA_ENA = 0
LINEOUTR_PGA_ENA = 0
(delay = 0.5625ms)
35 (23h)
R4 (04h)
1 bit
Bit 0
00h
0h
0b
BIAS_ENA = 0
(delay = 0.5625ms)
36 (24h)
R5 (05h)
1 bit
Bit 0
00h
Ch
0b
VMID_ENA = 0
(delay = 256.5ms)
37 (25h)
R5 (05h)
1 bit
Bit 0
00h
9h
0b
VMID_ENA = 0
(delay = 32.5ms)
38 (26h)
R5 (05h)
8 bits
Bit 0
00h
0h
0b
VMID_BUF_ENA = 0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com